Hubbry Logo
Fan-outFan-outMain
Open search
Fan-out
Community hub
Fan-out
logo
7 pages, 0 posts
0 subscribers
Be the first to start a discussion here.
Be the first to start a discussion here.
Fan-out
Fan-out
Fan-out
View on Wikipedia
from Wikipedia

In digital electronics, the fan-out is the number of gate inputs driven by the output of another single logic gate.

In most designs, logic gates are connected to form more complex circuits. While no logic gate input can be fed by more than one output at a time without causing contention, it is common for one output to be connected to several inputs. The technology used to implement logic gates usually allows a certain number of gate inputs to be wired directly together without additional interfacing circuitry. The maximum fan-out of an output measures its load-driving capability: it is the greatest number of inputs of gates of the same type to which the output can be safely connected.

Logical practice

[edit]

Maximum limits on fan-out are usually stated for a given logic family or device in the manufacturer's datasheets. These limits assume that the driven devices are members of the same family.

More complex analysis than fan-in and fan-out is required when two different logic families are interconnected. Fan-out is ultimately determined by the maximum source and sink currents of an output and the maximum source and sink currents of the connected inputs; the driving device must be able to supply or sink at its output the sum of the currents needed or provided (depending on whether the output is a logic high or low voltage level) by all of the connected inputs, while maintaining the output voltage specifications. For each logic family, typically a "standard" input is defined by the manufacturer with maximum input currents at each logic level, and the fan-out for an output is computed as the number of these standard inputs that can be driven in the worst case. (Therefore, it is possible that an output can actually drive more inputs than specified by fan-out, even of devices within the same family, if the particular devices being driven sink and/or source less current, as reported on their data sheets, than a "standard" device of that family.) Ultimately, whether a device has the fan-out capability to drive (with guaranteed reliability) a set of inputs is determined by adding up all the input-low (max.) source currents specified on the datasheets of the driven devices, adding up all the input-high (max.) sink currents of those same devices, and comparing those sums to the driving device's guaranteed maximum output-low sink current and output-high source current specifications, respectively. If both totals are within the driving device's limits, then it has the DC fan-out capacity to drive those inputs on those devices as a group, and otherwise it doesn't, regardless of the manufacturer's given fan-out number. However, for any reputable manufacturer, if this current analysis reveals that the device cannot drive the inputs, the fan-out number will agree.

When high-speed signal switching is required, the AC impedance of the output, the inputs, and the conductors between may significantly reduce the effective drive capacity of output, and this DC analysis may not be enough. See AC Fan-out below.

Theory

[edit]

DC fan-out

[edit]

A perfect logic gate would have infinite input impedance and zero output impedance, allowing a gate output to drive any number of gate inputs. However, since real-world fabrication technologies exhibit less than perfect characteristics, a limit will be reached where a gate output cannot drive any more current into subsequent gate inputs - attempting to do so causes the voltage to fall below the level defined for the logic level on that wire, causing errors.

The fan-out is the number of inputs that can be connected to an output before the current required by the inputs exceeds the current that can be delivered by the output while still maintaining correct logic levels. The current figures may be different for the logic zero and logic one states and in that case we must take the pair that give the lower fan-out. This can be expressed mathematically as

where is the floor function.

Going on these figures alone TTL logic gates are limited to perhaps 2 to 10, depending on the type of gate, while CMOS gates have DC fan-outs that are generally far higher than is likely to occur in practical circuits (e.g. using NXP Semiconductor specifications for their HEF4000 series CMOS chips at 25 °C and 15 V gives a fan-out of 34 000).

AC fan-out

[edit]

However, inputs of real gates have capacitance as well as resistance to the power supply rails. This capacitance will slow the output transition of the previous gate and hence increase its propagation delay. As a result, rather than a fixed fan-out the designer is faced with a trade off between fan-out and propagation delay (which affects the maximum speed of the overall system). This effect is less marked for TTL systems, which is one reason why TTL maintained a speed advantage over CMOS for many years.

Often a single signal (as an extreme example, the clock signal) needs to drive far more than 10 things on a chip. Rather than simply wiring the output of a gate to 1000 different inputs, circuit designers have found that it runs much faster to have a tree (as an extreme example, a clock tree) – for example, have the output of that gate drive 10 buffers (or equivalently a buffer scaled 10 times as big as the minimum-size buffer), those buffers drive 100 other buffers (or equivalently a buffer scaled 100 times as big as the minimum-size buffer), and those final buffers to drive the 1000 desired inputs. During physical design, some VLSI design tools do buffer insertion as part of signal integrity design closure.

Likewise, rather than simply wiring all 64 output bits to a single 64-input NOR gate to generate the Z flag on a 64-bit ALU, circuit designers have found that it runs much faster to have a tree – for example, have the Z flag generated by an 8-input NOR gate, and each of their inputs generated by an 8-input OR gate.

Reminiscent of radix economy, one estimate for the total delay of such a tree—the total number of stages by the delay of each stage – gives an optimum (minimum delay) when each stage of the tree is scaled by e, approximately 2.7. People who design digital integrated circuits typically insert trees whenever necessary such that the fan-in and fan-out of each and every gate on the chip is between 2 and 10.[1]

Dynamic or AC fan-out, not DC fan-out is therefore the primary limiting factor in many practical cases, due to the speed limitation. For example, suppose a microcontroller has 3 devices on its address and data lines, and the microcontroller can drive 35 pF of bus capacitance at its maximum clock speed. If each device has 8 pF of input capacitance, then only 11 pF of trace capacitance is allowable. (Routing traces on printed circuit boards usually have 1-2 pF per inch so the traces in this case can be 5.5 inches long max.) If this trace length condition can't be met, then the microcontroller must be run at a slower bus speed for reliable operation, or a buffer chip with higher current drive must be inserted into the circuit. Higher current drive increases speed since ; more simply, current is rate of flow of charge, so increased current charges the capacitance faster, and the voltage across a capacitor is equal to the charge on it divided by the capacitance. So with more current, voltage changes faster, which allows faster signaling over the bus.

Unfortunately, due to the higher speeds of modern devices, IBIS simulations may be required for exact determination of the dynamic fan-out since dynamic fan-out is not clearly defined in most datasheets. (See the external link for more information.)

See also

[edit]

References

[edit]
[edit]
Revisions and contributorsEdit on WikipediaRead on Wikipedia

Fan-out

View on Grokipedia
from Grokipedia
Fan-out in digital electronics refers to the maximum number of inputs of logic gates that the output of a single logic gate can drive without degrading the circuit's performance or causing errors. This parameter is crucial in designing reliable digital circuits, as exceeding the fan-out limit can lead to voltage drops, increased propagation delays, or unreliable signal levels. The fan-out is determined by the output drive capability of the source gate and the input loading of the driven gates, often calculated separately for high and low logic states using formulas such as fan-out (high) = |I_OH| / Σ|I_IH| and fan-out (low) = I_OL / ΣI_IL, where I_OH and I_OL are the high- and low-level output currents, and I_IH and I_IL are the corresponding input currents. In transistor-transistor logic (TTL) families, the typical fan-out is 10, meaning one TTL output can reliably drive up to 10 TTL inputs, based on standard current specifications like I_OH = 400 μA and I_IH = 40 μA for the high state. Complementary metal-oxide-semiconductor () logic offers significantly higher fan-out, often exceeding 50, due to its low input current requirements (on the order of microamperes or less), though it is more limited by input , which affects switching speed and power consumption. For instance, inputs typically have a capacitance of about 10 pF, with a maximum total load of 500 pF recommended to maintain proper operation. When fan-out requirements exceed these limits, designers employ buffers or line drivers to amplify the signal and increase the effective drive capacity; for example, a TTL buffer can extend fan-out to 25–30 loads. Alternatively, cascading two inverting gates (such as NOT gates) can provide double inversion while restoring the signal strength. In (FPGA) designs, fan-out also measures the number of logic elements connected to a single output, influencing routing and timing analysis in tools like Quartus Prime software. Overall, understanding and managing fan-out ensures optimal circuit efficiency, minimizing issues like excessive power dissipation and problems in complex digital systems.

Fundamentals

Definition

In digital electronics, fan-out refers to the maximum number of inputs from other that the output of a single can reliably drive without causing significant signal degradation or violating the system's noise margins and timing specifications. This parameter ensures that the driving gate maintains proper voltage levels and current capabilities when loaded by multiple receiving gates, preventing issues such as slow transitions or erroneous logic states. The concept of fan-out emerged as a critical design constraint during the early development of transistor-based logic in the , particularly with resistor-transistor logic (RTL) circuits introduced by in 1961. In these early designs, limited fan-out—typically around 4 to 5 loads—restricted the scalability of complex digital systems by necessitating additional buffering stages to handle larger networks of gates. This limitation highlighted the need for improved logic families, such as transistor-transistor logic (TTL) in the late 1960s, which addressed fan-out challenges to enable broader circuit integration. Fan-out is distinct from , which measures the number of input signals a single can accept while maintaining reliable operation. Whereas focuses on the input loading and complexity of a , fan-out emphasizes the output's ability to source or sink current across multiple loads, directly influencing the overall interconnectivity and performance of digital circuits.

Importance in Digital Circuits

In digital circuits, fan-out plays a critical role in maintaining by ensuring that a logic gate's output can reliably drive multiple inputs without degradation. Exceeding the fan-out limit causes insufficient current sourcing or sinking, resulting in voltage drops that lead to incorrect logic levels and potential errors in circuit operation. This degradation not only compromises the immediate gate's performance but also increases power dissipation as the output stage works harder to maintain signal levels under excessive load. Proper management of fan-out is essential for reliability in multi-stage logic networks, where signal degradation from high loading can propagate through subsequent stages, amplifying errors and potentially causing widespread failures. In complex designs, uncontrolled fan-out contributes to fault propagation by altering the behavior of driven gates, turning non-critical paths into sources of logic faults. By adhering to fan-out constraints, designers prevent such cascading effects, enhancing overall circuit robustness against variations in operating conditions. Fan-out also involves conceptual trade-offs with , as higher fan-out allows simpler topologies with reduced gate count and shallower logic depth, facilitating scalable designs. However, this simplicity comes at the risk of increased susceptibility to , where excessive loading reduces noise margins and heightens probability, alongside timing issues from prolonged signal transitions due to higher capacitive loads. These trade-offs underscore the need for balanced fan-out in achieving efficient, reliable digital systems.

Static Fan-out Analysis

DC Fan-out Calculation

The DC fan-out in digital logic circuits represents the maximum number of inputs that a single gate output can reliably drive under steady-state conditions, determined by the current sourcing and sinking capabilities of the output relative to the input current requirements. This calculation ensures that the output voltage levels remain within specified logic thresholds when driving multiple loads, preventing degradation in . The primary formula for DC fan-out is given by DC Fan-out=min⁡(⌊∣IOH∣∣IIH∣⌋,⌊∣IOL∣∣IIL∣⌋),\text{DC Fan-out} = \min\left( \left\lfloor \frac{|I_{OH}|}{|I_{IH}|} \right\rfloor, \left\lfloor \frac{|I_{OL}|}{|I_{IL}|} \right\rfloor \right), where IOHI_{OH} is the maximum output high-level current (sourcing capability), IIHI_{IH} is the maximum input high-level current, IOLI_{OL} is the maximum output low-level current (sinking capability), and IILI_{IL} is the maximum input low-level current; the absolute values account for conventional sign conventions in datasheets (e.g., negative for sourcing currents), and the floor function ensures an integer number of gates. The derivation begins with the high-output state, where the driving gate's output is at logic high (VOH) and sources current to maintain the inputs of driven gates at their required high level (VIH). Each driven input draws a small leakage current IIHI_{IH} (typically positive, flowing into the input), so the total sourced current is N×∣IIH∣N \times |I_{IH}|, where NN is the number of driven inputs. To avoid dropping below VOH minimum, this must not exceed the output's sourcing limit ∣IOH∣|I_{OH}|, yielding the high-state fan-out limit ⌊∣IOH∣/∣IIH∣⌋\left\lfloor |I_{OH}| / |I_{IH}| \right\rfloor. For the low-output state, the driving gate's output is at logic low (VOL) and sinks current from the inputs of driven gates to keep them at their low level (VIL). Each input supplies a leakage current IILI_{IL} (typically negative, flowing out of the input), so the total sunk current is N×∣IIL∣N \times |I_{IL}|. This must not exceed the output's sinking limit ∣IOL∣|I_{OL}| to stay above VOL maximum, giving the low-state fan-out limit ⌊∣IOL∣/∣IIL∣⌋\left\lfloor |I_{OL}| / |I_{IL}| \right\rfloor. The overall DC fan-out is the minimum of these two values to satisfy both states. This method assumes steady-state DC conditions, where voltages and currents are constant and dynamic effects such as input/output capacitances, transition times, and propagation delays are ignored, focusing solely on continuous current balance.

Current Limits in Logic Gates

The current limits in logic gates are primarily defined by DC electrical parameters that specify the sourcing and sinking capabilities of outputs, as well as the loading effects of inputs, ensuring reliable static operation without exceeding voltage thresholds. The high-level output current, IOHI_{OH}, is the maximum current sourced from the output terminal while the output voltage remains at or above the minimum high-level voltage, VOHV_{OH}, typically specified as a negative value indicating current flowing out of the pin. The low-level output current, IOLI_{OL}, represents the maximum current sunk into the output terminal while maintaining the output voltage at or below the maximum low-level voltage, VOLV_{OL}, also often positive for current into the pin. For input characteristics, the high-level input current, IIHI_{IH}, is the maximum current flowing into the input when a voltage at or above the minimum high-level input voltage, VIHV_{IH}, is applied, reflecting minimal leakage in the logic-high state. Similarly, the low-level input current, IILI_{IL}, is the current into the input at or below the maximum low-level input voltage, VILV_{IL}, which can be negative in bipolar technologies indicating current flowing out of the input. These voltage thresholds—where VIHV_{IH} and VOLV_{OL} define the boundaries for logic recognition and drive—establish noise margins and compatibility between gates. In bipolar transistor-transistor logic (TTL) families, these current limits are shaped by the totem-pole output configuration, which uses an upper active-pull-up transistor (often a Darlington pair) to source current for the high state and a lower NPN transistor to sink current for the low state. This arrangement provides active drive in both logic states, preventing the output from floating, but introduces asymmetry: the sourcing capability (IOHI_{OH}) is limited by the voltage drops across the Darlington pair and a protective diode, typically resulting in weaker high-state drive compared to the robust sinking in the low state (IOLI_{OL}), where the single NPN transistor handles higher currents efficiently. The phase splitter transistor coordinates the complementary operation of the totem-pole pair, ensuring only one transistor conducts at a time in steady state, while resistors limit peak currents to protect against excessive loading. In contrast, complementary metal-oxide-semiconductor (CMOS) gates employ push-pull configurations with PMOS and NMOS transistors, offering more balanced sourcing and sinking but with currents generally lower than in TTL due to the high input impedance. These current specifications vary with environmental and operational factors, particularly and supply voltage, which influence characteristics and overall performance. In bipolar TTL gates, elevated temperatures reduce the base-emitter voltage drop and increase junction leakage currents, potentially degrading VOHV_{OH} and effective IOHI_{OH} while enhancing IOLI_{OL} sinking due to higher gain, though overall margins may shrink. Supply voltage fluctuations, such as deviations from the nominal 5 V in TTL, directly affect output levels: lower voltages reduce drive currents and VOHV_{OH}, while higher voltages can increase currents but risk exceeding absolute maximum ratings. Manufacturers specify these parameters across defined ranges—typically 4.75 V to 5.25 V for supply and 0°C to 70°C for commercial-grade devices—to ensure reliable operation, with applied in designs to accommodate variations.

Dynamic Fan-out Analysis

AC Fan-out Effects

In digital circuits, AC fan-out refers to the maximum number of loads a logic gate output can drive under dynamic switching conditions, where limitations arise from rise and fall times rather than steady-state currents, unlike the DC fan-out that focuses on current sourcing and sinking capabilities. This dynamic measure accounts for the time-varying behavior of signals, ensuring that the output maintains acceptable during transitions. A primary effect of AC fan-out is the increased effective load imposed by the input capacitances of driven gates, which accumulate in during signal transitions and form a with the driver's . This capacitive loading slows rise and fall times, potentially leading to signal such as overshoot, undershoot, or excessive rounding of edges if the total load capacitance exceeds the driver's specified test load, typically 50-150 pF. In practice, these effects degrade , causing timing uncertainties that can propagate errors in synchronous systems. Conceptually, AC fan-out diminishes as switching frequency rises because higher rates amplify capacitive and inductive influences, exacerbating delays and distortions; for instance, when propagation delays along interconnects approach or exceed signal transition times, the circuit behaves more like a . In high-speed designs, this necessitates techniques, such as series or parallel terminations, to minimize reflections and sustain effective fan-out across multiple loads.

Capacitance and Delay Impacts

In dynamic fan-out analysis, the propagation delay of a logic gate is significantly influenced by capacitive loading from multiple driven inputs, modeled using an RC time constant approximation. The delay τ\tau can be expressed as τ≈Rdriver×(Cself+N×Cinput)\tau \approx R_{\text{driver}} \times (C_{\text{self}} + N \times C_{\text{input}}), where RdriverR_{\text{driver}} represents the effective output resistance of the driving gate, CselfC_{\text{self}} is the driver's intrinsic output capacitance, NN is the fan-out (number of driven gates), and CinputC_{\text{input}} is the input capacitance per driven gate. This first-order model, derived from the charging/discharging time constant in CMOS inverters, predicts a linear increase in delay with fan-out, as each additional load proportionally augments the total capacitance that the driver must switch. For multi-stage logic networks, such as tapered buffer chains driving large capacitive loads, the optimal fan-out per stage is approximately e≈2.7e \approx 2.7 (or e1e^1) to minimize total path delay. This value arises from balancing the trade-off between driver resistance (which decreases with larger sizing) and load (which increases with fan-out), as derived in the logical effort method by minimizing the normalized delay D=Nf^D = N \hat{f} where f^\hat{f} is the stage effort and NN is the number of stages for a fixed path electrical effort FF. Deviating from this optimum—such as using fan-outs much higher than 4—exacerbates delay without proportional speed gains, particularly in processes where self-loading factors (γ≈1\gamma \approx 1) shift the ideal slightly higher to around 3.6. High fan-out under AC conditions leads to slower rise and fall times due to the increased RC time constants, which degrade in synchronous designs. These prolonged transitions introduce by unevenly delaying signals across paths, amplify through accumulated in clock distribution networks, and heighten risks of setup/hold time violations by reducing timing margins in flip-flop-based systems. For instance, in clock trees with fan-outs exceeding optimal levels, skew can consume up to 25% of the clock cycle, directly contributing to min-delay failures if not mitigated by careful sizing.

Practical Applications

Variations Across Logic Families

Fan-out characteristics vary significantly across logic families due to differences in transistor technology, current requirements, and operating speeds. In bipolar transistor-transistor logic (TTL) families, such as the 74xx series, DC fan-out is typically limited to 10 standard loads for both high and low logic states, constrained by the output's ability to source 400 µA (high) and sink 16 mA (low) while inputs draw 40 µA (high) and 1.6 mA (low). This limitation arises from the bipolar junction transistors' current-handling capabilities, where excessive loading degrades voltage levels. For AC fan-out in TTL, practical limits drop to approximately 5-10 loads owing to moderate propagation delays of 10-20 ns and sensitivity to capacitive loading from multiple gates. Complementary metal-oxide-semiconductor (CMOS) families, exemplified by the 4000 and 74HC series, exhibit dramatically higher DC fan-out, often exceeding 50 loads and approaching unlimited values under ideal static conditions due to extremely low input currents (typically <1 µA) and high . For instance, the NXP HEF4000B series can theoretically support fan-outs up to 34,000 loads at low supply voltages and minimal frequency, as input leakage is negligible compared to output drive strength of ±10 mA. However, AC fan-out in CMOS is more restricted, typically 20-50 loads, primarily by gate input capacitance (around 5-10 pF per input) which increases rise/fall times and propagation delays beyond 50 ns at higher fan-outs. Emitter-coupled logic (ECL) and modern high-speed families like (LVDS) prioritize speed over static drive, resulting in fan-outs of 5-20 loads, balanced for minimal signal degradation in differential configurations. ECL's non-saturating bipolar operation enables fan-outs up to 90 in some variants like MECL 10K, but AC performance limits it to 5-15 loads at gigahertz frequencies due to low (around 10 Ω) and sensitivity to . LVDS, used in contemporary high-speed interfaces, achieves similar fan-outs of 4-8 through balanced differential pairs with 100 Ω termination, enhancing AC immunity and skew reduction but requiring dedicated buffers for expansion beyond 1:4 distribution. The evolution of logic families since the 1970s has seen a shift from bipolar TTL's modest DC fan-out to CMOS's superior scalability, driven by advances in MOS efficiency that reduced power and increased input isolation, enabling denser and more interconnect-heavy designs in integrated circuits.

Design Strategies for Optimization

One primary strategy for optimizing fan-out in digital circuits involves buffer insertion, where dedicated driver stages are added to split large loads and restore without exceeding the drive capabilities of individual gates. This technique uses components such as hex inverters to distribute the load hierarchically, reducing the effective fan-out per stage and minimizing propagation delays associated with high capacitive loads. For instance, in paths, inserting sized buffers along timing-critical nets can achieve up to 20-30% delay reduction by balancing electrical effort, as demonstrated in logical effort-based optimization algorithms. Fan-out trees, particularly hierarchical buffering structures like H-trees, further enhance optimization by providing balanced clock distribution in VLSI designs, ensuring minimal skew and latency across large fan-outs. These trees employ recursive branching with buffers at each level to equalize path lengths and capacitance, making them suitable for clock networks driving thousands of endpoints. In clock tree synthesis (CTS), H-tree topologies have been shown to reduce clock skew by up to 50% compared to unbalanced trees while consuming 20-30% less power, through dynamic programming algorithms that optimize branching factors and buffer placement. This approach addresses capacitance and delay impacts from high fan-out by limiting the load per buffer to 4-8, thereby mitigating signal degradation in deep submicron technologies. Additional methods include series resistors for AC damping and parallel termination to manage transmission line effects in high-speed, high-fan-out scenarios. Series resistors, placed at the driver output, match source impedance to prevent reflections and ringing, effectively damping overshoot in nets with fan-outs exceeding 10, as commonly applied in PCB-level clock distribution. Parallel termination resistors, connected at the receiver end, absorb incident waves to stabilize signals, particularly useful for point-to-multipoint topologies where impedance mismatches cause distortion. These passive techniques complement active buffering by reducing dynamic power overhead without adding active components. Power and ground distribution must also be optimized for high-fan-out nets to prevent IR drop and , which can exacerbate timing variations. Robust power delivery networks (PDNs) with low-impedance planes and decoupling capacitors ensure stable voltage supply to high-current drivers, limiting voltage drops to under 5% of Vdd in clock trees serving hundreds of loads. Decoupling strategies near buffer clusters mitigate simultaneous switching , maintaining signal fidelity in dense . Modern (EDA) software automates fan-out optimization in and FPGAs through integrated CTS flows. Tools like ICC2 and Innovus perform automatic buffer insertion, tree synthesis, and termination adjustments during place-and-route, achieving fan-out limits of 10-20 per net while meeting timing constraints. These algorithms use slack-aware optimization to insert minimal buffers, reducing overall area by 5-15% and power by 10% in high-performance designs.

References

  1. https://www.techtarget.com/whatis/definition/fan-out
  2. https://www.electrical4u.com/fan-out-of-logic-gates/
  3. https://toshiba.semicon-storage.com/us/semiconductor/knowledge/faq/logic_common/logic_common_16.html
  4. https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/reference/glossary/def_fan.htm
  5. https://www.elprocus.com/resistor-transistor-logic/
  6. https://www.sanfoundry.com/resistor-transistor-logic/
  7. https://www.eetimes.com/fifty-years-of-ttl/
  8. https://viterbi-web.usc.edu/www-classes/engr/ee-s/254/EE254L_CLASSNOTES/EE254_Ch2/EE201L_ClassNotes_Ch2.pdf
  9. https://digitalcommons.njit.edu/cgi/viewcontent.cgi?filename=2&article=1000&context=oat&type=additional
  10. https://www.classe.cornell.edu/~ib38/teaching/p360/lectures/wk09/l26/EE2301Exp3F10.pdf
  11. https://research.cs.wisc.edu/vertical/papers/2014/hpca14-PERSim.pdf
  12. https://engineering.purdue.edu/~meyer/DDU270/Notes/PDF/2-Mod1_LS_2019.pdf
  13. https://web.njit.edu/~joelsd/electronics/classwork/electronics2/BME373electronics2cw7.pdf
  14. https://www.ti.com/lit/an/szza036b/szza036b.pdf
  15. https://www.analog.com/en/resources/analog-dialogue/studentzone/studentzone-august-2022.html
  16. https://learnabout-electronics.org/Digital/dig33.php
  17. https://www.embedded.com/embedded-system-timing-analysis-basics-part-2-fan-out-loading-analysis/
  18. https://www.analog.com/media/en/training-seminars/tutorials/mt-097.pdf
  19. https://www.egr.msu.edu/classes/ece410/mason/files/Ch7.pdf
  20. https://www.csl.cornell.edu/courses/ece5745/handouts/ece5745-T09-cmos-combinational.pdf
  21. http://www.princeton.edu/~rblee/ELE572Papers/sutherlandsproull91.pdf
  22. http://www.eecs.umich.edu/courses/eecs427/f09/lecture4.pdf
  23. https://pages.hmc.edu/harris/research/thesis.pdf
  24. http://www.bitsavers.org/components/signetics/_dataBooks/1972_Signetics_Digital_54_74_TTL_Series.pdf
  25. https://www.ti.com/lit/ds/symlink/sn74ls00.pdf
  26. https://wiki.analog.com/_media/university/courses/4000_series_article.pdf
  27. https://www.nexperia.com/products/analog-logic-ics/logic/family/hef4000b
  28. https://global.oup.com/us/companion.websites/fdscontent/uscompanion/us/static/companion.websites/9780199339136/pdf/Additional_Material.pdf
  29. https://www.infineon.com/dgdl/Infineon-CY2DL15110_1_10_Differential_LVDS_Fanout_Buffer_with_Selectable_Clock_Input-AdditionalTechnicalInformation-v08_00-EN.pdf?fileId=8ac78c8c7d0d8da4017d0ec672a73ca4
  30. https://www.nutsvolts.com/magazine/article/understanding_digital_logic_ics_part_2
  31. https://ieeexplore.ieee.org/document/896501
  32. https://vlsicad.ucsd.edu/Publications/Journals/j128.pdf
  33. https://hajim.rochester.edu/ece/sites/friedman/papers/ProIEEE.pdf
  34. https://ieeexplore.ieee.org/document/9179954
  35. https://www.ti.com/lit/pdf/scaa045
  36. https://www.ece.uprm.edu/~mjimenez/inel6079/lectures/termination_techniques.pdf
  37. https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-98.pdf
  38. https://www.ece.ucdavis.edu/~hhomayou/images/ISVLSI-2017.pdf
  39. https://ieeexplore.ieee.org/document/6835813
  40. https://patents.google.com/patent/US8661374B2/en
Add your contribution
Related Hubs
User Avatar
No comments yet.