Wide-issue

This article relies excessively on references to primary sources. Please improve this article by adding secondary or tertiary sources. Find sources: "Wide-issue" – news · newspapers · books · scholar · JSTOR (October 2015) (Learn how and when to remove this message)

A wide-issue architecture is a computer processor that issues more than one instruction per clock cycle.^[1] They can be considered in three broad types:

• Statically-scheduled superscalar architectures execute instructions in the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle.
• VLIW architectures rely on the programming software (compiler) to determine which instructions to dispatch on a given clock cycle.^[2]
• Dynamically-scheduled superscalar architectures execute instructions in an order that gives the same result as the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle.^[3]

1. ^ "Scheduling for Superscalar & Multiple Issue Machines" (PDF).
2. ^ "Wide Issue and Speculation". Archived from the original on 2016-03-04. Retrieved 2015-10-23.
3. ^ Martin, Milo. "Superscalar" (PDF). Archived from the original (PDF) on 2021-10-09. Retrieved 2015-10-30.

This computer hardware article is a stub. You can help Wikipedia by adding missing information.

• v
• t
• e