Machine Check Architecture

This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these messages) This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "Machine Check Architecture" – news · newspapers · books · scholar · JSTOR (December 2007) (Learn how and when to remove this message) This article needs to be updated. Please help update this article to reflect recent events or newly available information. (February 2014) (Learn how and when to remove this message)

In computing, Machine Check Architecture (MCA) is an Intel and AMD mechanism in which the CPU reports hardware errors to the operating system.

Intel's P6 and Pentium 4 family processors, AMD's K7 and K8 family processors, as well as the Itanium architecture implement a machine check architecture that provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors, ECC errors, parity errors, cache errors, and translation lookaside buffer errors. It consists of a set of model-specific registers (MSRs) that are used to set up machine checking and additional banks of MSRs used for recording errors that are detected.^[1]

• Machine-check exception (MCE)
• High availability (HA)
• Reliability, availability and serviceability (RAS)
• Windows Hardware Error Architecture (WHEA)

• Microsoft's article on Itanium's MCA
• Linux x86 daemon for processing of machine checks

This computer hardware article is a stub. You can help Wikipedia by expanding it.

• v
• t
• e