Community hub
Recent from talks
Knowledge base stats:
Talk channels stats:
Members stats:
Bonnell (microarchitecture)
Bonnell is a CPU microarchitecture used by Intel Atom processors which can execute up to two instructions per cycle. Like many other x86 microprocessors, it translates x86 instructions (CISC instructions) into simpler internal operations (sometimes referred to as micro-ops, effectively RISC style instructions) prior to execution. The majority of instructions produce one micro-op when translated, with around 4% of instructions used in typical programs producing multiple micro-ops. The number of instructions that produce more than one micro-op is significantly fewer than the P6 and NetBurst microarchitectures. In the Bonnell microarchitecture, internal micro-ops can contain both a memory load and a memory store in connection with an ALU operation, thus being more similar to the x86 level and more powerful than the micro-ops used in previous designs. This enables relatively good performance with only two integer ALUs, and without any instruction reordering, speculative execution or register renaming. A side effect of having no speculative execution is invulnerability against Meltdown and Spectre.
The Bonnell microarchitecture therefore represents a partial revival of the principles used in earlier Intel designs such as P5 and the i486, with the sole purpose of enhancing the performance per watt ratio. However, hyper-threading is implemented in an easy (i.e. low-power) way to employ the whole pipeline efficiently by avoiding the typical single thread dependencies.
On 2 March 2008, Intel announced a new single-core Atom Z5xx series processor (code-named Silverthorne), to be used in ultra-mobile PCs and mobile Internet devices (MIDs), which will supersede Stealey (A100 and A110). The processor has 47 million transistors on a 25 mm2 die, allowing for extremely economical production at that time (~2500 chips on a single 300 mm diameter wafer).
An Atom Z500 processor's dual-thread performance is equivalent to its predecessor Stealey, but should outperform it on applications that can use simultaneous multithreading and SSE3. They run from 0.8 to 2.0 GHz and have a TDP rating between 0.65 and 2.4 W that can dip down to 0.01 W when idle. They feature 32 KB instruction L1 and 24 KB data L1 caches, 512 KB L2 cache and a 533 MT/s front-side bus. The processors are manufactured in 45 nm process. Poulsbo was used as System Controller Hub and the platform was called Menlow.
On 2 March 2008, Intel announced lower-power variants of the Diamondville CPU named Atom N2xx. It was intended for use in nettops and the Classmate PC. Like their predecessors, these are single-core CPUs with Hyper-Threading.
The N270 has a TDP rating of 2.5 W, runs at 1.6 GHz and has a 533 MHz FSB. The N280 has a clock speed of 1.66 GHz and a 667 MHz FSB.
On 22 September 2008, Intel announced a new 64-bit dual-core processor (unofficially code-named Dual Diamondville) branded Atom 330, to be used in desktop computers. It runs at 1.6 GHz and has an FSB speed of 533 MHz and a TDP rating of 8 W. Its dual core consists of two Diamondville dies on a single substrate.
During 2009, Nvidia used the Atom 300 and their GeForce 9400M chipset on a mini-ITX form factor motherboard for their Ion platform.
Hub AI
Bonnell (microarchitecture) AI simulator
(@Bonnell (microarchitecture)_simulator)
Bonnell (microarchitecture)
Bonnell is a CPU microarchitecture used by Intel Atom processors which can execute up to two instructions per cycle. Like many other x86 microprocessors, it translates x86 instructions (CISC instructions) into simpler internal operations (sometimes referred to as micro-ops, effectively RISC style instructions) prior to execution. The majority of instructions produce one micro-op when translated, with around 4% of instructions used in typical programs producing multiple micro-ops. The number of instructions that produce more than one micro-op is significantly fewer than the P6 and NetBurst microarchitectures. In the Bonnell microarchitecture, internal micro-ops can contain both a memory load and a memory store in connection with an ALU operation, thus being more similar to the x86 level and more powerful than the micro-ops used in previous designs. This enables relatively good performance with only two integer ALUs, and without any instruction reordering, speculative execution or register renaming. A side effect of having no speculative execution is invulnerability against Meltdown and Spectre.
The Bonnell microarchitecture therefore represents a partial revival of the principles used in earlier Intel designs such as P5 and the i486, with the sole purpose of enhancing the performance per watt ratio. However, hyper-threading is implemented in an easy (i.e. low-power) way to employ the whole pipeline efficiently by avoiding the typical single thread dependencies.
On 2 March 2008, Intel announced a new single-core Atom Z5xx series processor (code-named Silverthorne), to be used in ultra-mobile PCs and mobile Internet devices (MIDs), which will supersede Stealey (A100 and A110). The processor has 47 million transistors on a 25 mm2 die, allowing for extremely economical production at that time (~2500 chips on a single 300 mm diameter wafer).
An Atom Z500 processor's dual-thread performance is equivalent to its predecessor Stealey, but should outperform it on applications that can use simultaneous multithreading and SSE3. They run from 0.8 to 2.0 GHz and have a TDP rating between 0.65 and 2.4 W that can dip down to 0.01 W when idle. They feature 32 KB instruction L1 and 24 KB data L1 caches, 512 KB L2 cache and a 533 MT/s front-side bus. The processors are manufactured in 45 nm process. Poulsbo was used as System Controller Hub and the platform was called Menlow.
On 2 March 2008, Intel announced lower-power variants of the Diamondville CPU named Atom N2xx. It was intended for use in nettops and the Classmate PC. Like their predecessors, these are single-core CPUs with Hyper-Threading.
The N270 has a TDP rating of 2.5 W, runs at 1.6 GHz and has a 533 MHz FSB. The N280 has a clock speed of 1.66 GHz and a 667 MHz FSB.
On 22 September 2008, Intel announced a new 64-bit dual-core processor (unofficially code-named Dual Diamondville) branded Atom 330, to be used in desktop computers. It runs at 1.6 GHz and has an FSB speed of 533 MHz and a TDP rating of 8 W. Its dual core consists of two Diamondville dies on a single substrate.
During 2009, Nvidia used the Atom 300 and their GeForce 9400M chipset on a mini-ITX form factor motherboard for their Ion platform.