Hubbry Logo
search
logo
1492945

List of Super NES enhancement chips

logo
Community Hub0 Subscribers
Write something...
Be the first to start a discussion here.
Be the first to start a discussion here.
See all
List of Super NES enhancement chips

The list of Super NES enhancement chips demonstrates Nintendo hardware designers' plan to expand the Super Nintendo Entertainment System with special coprocessors. This standardized selection of chips was available to licensed developers, to increase system performance and features for each game cartridge. As increasingly superior chips became available throughout the Super NES's generation, this provided a cheaper and more versatile way of maintaining the system's market lifespan than building a much more expensive CPU, or an increasingly obsolete stock chipset, into the Super NES itself.

The presence of an enhancement chip is often indicated by 16 additional pins on either side of the original pins on the underside of the cartridge, 8 on each side of the center pins.

The Super FX chip is a 16-bit supplemental RISC CPU developed by Argonaut Software. It is typically programmed to act as a graphics accelerator chip that draws polygons and advanced 2D effects to a frame buffer in the RAM sitting adjacent to it. Super Mario World 2: Yoshi's Island uses the Super FX 2 for sprite scaling, rotation, and stretching.

This chip has at least four revisions, first as a surface mounted chip labeled "MARIO CHIP 1" (Mathematical, Argonaut, Rotation & I/O), commonly called the Super FX, in the earliest Star Fox (1993) cartridges. From 1994, some boards have an epoxy version, and later a first revision is labeled GSU-1. Both versions are clocked with a 21.47 MHz signal, but an internal clock speed divider halves it to 10.74 MHz on the MARIO CHIP 1. The GSU-1 however runs at the full 21.47 MHz. Both the MARIO CHIP 1 and the GSU-1 can support a maximum ROM size of 8 Mbits. The design was revised to the GSU-2, which is still 16-bit, but this version can support a ROM size greater than 8 Mbit. The final known revision is the GSU-2-SP1. All versions of the Super FX chip are functionally compatible in terms of their instruction set. The differences are in packaging, pinout, maximum supported ROM size, and internal clock speed.

The Cx4 chip is a math coprocessor used by Capcom and produced by Hitachi (now Renesas) to perform general trigonometric calculations for wireframe effects, sprite positioning, and rotation. It maps and transforms wireframes in Capcom's second and third games of the Mega Man X series. It is based on the Hitachi HG51B169 DSP and clocked at 20 MHz. The name Cx4 stands for Capcom Consumer Custom Chip.

A Cx4 self-test screen can be accessed by holding the 'B' button on the second controller upon system start-up in both Mega Man X2 and X3.

This series of fixed-point digital signal processor chips provides fast vector-based calculations, bitmap conversions, 2D and 3D coordinate transformations, and other functions. The chip has four revisions, each physically identical but with different microcode. The DSP-1 version, including the later 1A die shrink and 1B bug fix revisions, was most often used; the DSP-2, DSP-3, and DSP-4 were used in only one game each. All of them are based on the NEC μPD77C25 CPU and clocked at 7.6 MHz.

The DSP-1 is the most varied and widely used of the Super NES DSPs, in more than 15 separate games. It is used as a math coprocessor in games such as Super Mario Kart and Pilotwings that require more advanced Mode 7 scaling and rotation. It provides fast support for the floating-point and trigonometric calculations needed by 3D math algorithms. The later DSP-1A and DSP-1B serve the same purpose as the DSP-1. The DSP-1A is a die shrink of the DSP-1, and the DSP-1B corrects several bugs. The DSP-1B introduced a bug in the Pilotwings demo due to the game code not being updated for the timing differences of the chip revisions.

See all
User Avatar
No comments yet.