Hubbry Logo
Frequency dividerFrequency dividerMain
Open search
Frequency divider
Community hub
Frequency divider
logo
7 pages, 0 posts
0 subscribers
Be the first to start a discussion here.
Be the first to start a discussion here.
Frequency divider
Frequency divider
Frequency divider
View on Wikipedia
from Wikipedia

A frequency divider, also called a clock divider or scaler or prescaler, is a circuit that takes an input signal of a frequency, , and generates an output signal of a frequency:

where is an integer. Phase-locked loop frequency synthesizers make use of frequency dividers to generate a frequency that is a multiple of a reference frequency. Frequency dividers can be implemented for both analog and digital applications.

Analog

[edit]

Analog frequency dividers are less common and used only at very high frequencies. Digital dividers implemented in modern IC technologies can work up to tens of GHz.[citation needed]

Regenerative

[edit]

A regenerative frequency divider, also known as a Miller frequency divider,[1] mixes the input signal with the feedback signal from the mixer.

Regenerative frequency divider
Regenerative frequency divider

The feedback signal is . This produces sum and difference frequencies , at the output of the mixer. A low pass filter removes the higher frequency, and the frequency is amplified and fed back into the mixer.

Injection-locked

[edit]

A free-running oscillator which has a small amount of a higher-frequency signal fed to it, will tend to oscillate in step with the input signal. Such frequency dividers were essential in the development of television.

It operates similarly to an injection locked oscillator. In an injection-locked frequency divider, the frequency of the input signal is a multiple (or fraction) of the free-running frequency of the oscillator. While these frequency dividers tend to be lower power than broadband static (or flip-flop-based) frequency dividers, the drawback is their low locking range. The ILFD locking range is inversely proportional to the quality factor (Q) of the oscillator tank. In integrated circuit designs, this makes an ILFD sensitive to process variations. Care must be taken to ensure the tuning range of the driving circuit (for example, a voltage-controlled oscillator) must fall within the input locking range of the ILFD.

Digital

[edit]
An animation of a frequency divider implemented with D flip-flops, counting from 0 to 7 in binary

For power-of-2 integer division, a simple binary counter can be used, clocked by the input signal. The least-significant output bit alternates at 1/2 the rate of the input clock, the next bit at 1/4 the rate, the third bit at 1/8 the rate, etc. An arrangement of flipflops is a classic method for integer-n division. Such division is frequency and phase coherent to the source over environmental variations, including temperature. The easiest configuration is a series where each flip-flop is a divide-by-2. For a series of three of these, such a system would be a divide-by-8. By adding additional logic gates to the chain of flip-flops, other division ratios can be obtained. Integrated circuit logic families can provide a single-chip solution for some common division ratios.

Another popular circuit to divide a digital signal by an even integer multiple is a Johnson counter. This is a type of shift register network that is clocked by the input signal. The last register's complemented output is fed back to the first register's input. The output signal is derived from one or more of the register outputs. For example, a divide-by-6 divider can be constructed with a 3-register Johnson counter. The six valid values of the counter are 000, 100, 110, 111, 011, and 001. This pattern repeats each time the input signal clocks the network. The output of each register is an f/6 square wave with 120° of phase shift between registers. Additional registers can be added to provide additional integer divisors.

Mixed signal

[edit]

(Classification: asynchronous sequential logic)
An arrangement of D flip-flops is a classic method for integer-n division. Such division is frequency and phase coherent to the source over environmental variations, including temperature. The easiest configuration is a series where each D flip-flop is a divide-by-2. For a series of three of these, such a system would be a divide-by-8. More complicated configurations have been found that generate odd factors, such as a divide-by-5. Standard, classic logic chips that implement this or similar frequency division functions include the 7456, 7457, 74292, and 74294. (see list of 7400 series and list of 4000 series logic chips)

Fractional-N synthesis

[edit]
Main article: Dual-modulus prescaler

A fractional-n frequency synthesizer can be constructed using two integer dividers, a divide-by-N, and a divide-by-(N + 1) frequency divider. With a modulus controller, N is toggled between the two values so that the VCO alternates between one locked frequency and the other. The VCO stabilizes at a frequency that is the time average of the two locked frequencies. By varying the percentage of time the frequency divider spends at the two divider values, the frequency of the locked VCO can be selected with very fine granularity.

Delta-sigma

[edit]

If the sequence of divide by N and divide by (N + 1) is periodic, spurious signals appear at the VCO output in addition to the desired frequency. Delta-sigma fractional-n dividers overcome this problem by randomizing the selection of N and (N + 1) while maintaining the time-averaged ratios.

See also

[edit]

References

[edit]
[edit]
Revisions and contributorsEdit on WikipediaRead on Wikipedia

Frequency divider

View on Grokipedia
from Grokipedia
A frequency divider is an that takes an input signal of a given and generates an output signal whose is a submultiple of the input, typically divided by an factor such as 2, 4, or higher powers of 2. These devices are essential components in both digital and analog , enabling the generation of lower- signals from higher-frequency sources for precise timing and synchronization. Frequency dividers originated in the era during the mid-20th century for and evolved significantly with the advent of transistors and integrated circuits in the , enabling efficient digital implementations. In digital implementations, frequency dividers often rely on flip-flops configured in a toggle mode, where each stage divides the by 2 through feedback loops that trigger on clock edges, allowing scalable division by chaining multiple stages (e.g., two flip-flops for divide-by-4). Analog frequency dividers, by contrast, may use techniques such as regenerative mixing, injection-locking oscillators, or to handle high-speed signals while maintaining . Key types include dynamic dividers for low-power operation, (CML) dividers for high-speed differential signaling, and injection-locked dividers that offer wide locking ranges and reduced power consumption by synchronizing to input harmonics. Frequency dividers play a critical role in phase-locked loops (PLLs) for frequency synthesis and stabilization, clock distribution in digital systems like microprocessors, and in communication technologies to manage carrier frequencies and timing. Their design must balance factors like speed, power efficiency, accumulation, and locking range, with advancements enabling operations up to multi-GHz frequencies in modern integrated circuits.

Introduction

Definition and Basic Principles

A frequency divider is an electronic circuit or module that reduces the frequency of an input signal by a specified integer factor NN, resulting in an output signal with frequency fout=fin/Nf_\text{out} = f_\text{in} / N. These devices are essential in applications such as phase-locked loops (PLLs), frequency synthesizers, clock generation, and signal processing, where precise frequency scaling is required to generate lower-rate signals from high-frequency inputs. The division ratio NN can be fixed or programmable, and the circuit's performance is characterized by factors like operating frequency range, power consumption, phase noise, and locking range. The basic operating principle of a frequency divider relies on synchronizing the output to the input signal such that it completes one cycle for every NN cycles of the input. In digital implementations, this is achieved through , where flip-flops or counters store states and toggle based on clock edges; for instance, a divide-by-2 circuit uses a single D flip-flop with its output fed back to the input, producing a square wave at half the input . Digital dividers typically handle square-wave or binary signals and are favored for their simplicity and integration in processes, though they may introduce accumulation in cascaded stages. In analog frequency dividers, the principle involves nonlinear mixing or synchronization mechanisms to generate the divided frequency. Regenerative dividers mix the input signal with itself to produce sum and difference frequencies, then apply low-pass filtering to isolate the difference component, effectively dividing by 2 or higher even integers. Injection-locked dividers, on the other hand, couple a free-running oscillator to a subharmonic of the input signal, causing the oscillator to lock and output at fin/Nf_\text{in} / N, offering wide locking ranges and low power but sensitivity to input amplitude. Mixed-signal approaches combine these, such as current-mode logic (CML) dividers that use differential amplifiers for high-speed operation up to millimeter-wave frequencies. Overall, the choice of topology balances speed, power efficiency, and signal integrity, with digital methods excelling in low-to-medium frequencies and analog methods in high-frequency RF applications.

Historical Overview

The development of frequency dividers began in the early with analog techniques during the era, primarily to address challenges in generation and synchronization. One of the earliest and most influential designs was the regenerative frequency divider, introduced by R. L. Miller in 1939. This circuit utilized regenerative modulation to achieve fractional frequency division, mixing the input signal with a feedback path through a to produce stable subharmonics of the input . Miller's approach enabled precise division ratios without mechanical components, making it suitable for applications in early radio transmitters and receivers where coherent frequency generation was essential. Following , the advent of digital electronics shifted focus toward flip-flop-based dividers, leveraging bistable circuits for reliable integer division. The foundational Eccles-Jordan trigger circuit, patented in 1918 and detailed in a 1919 publication, served as the precursor to modern flip-flops and was recognized for its ability to function as a scale-of-two counter, effectively dividing input pulse frequencies by 2. By the 1940s, implementations of these circuits were employed in early digital computers and systems for clock division and counting, providing phase-coherent outputs essential for timing and . Transistorized versions emerged in the , improving speed and reliability, with chains of toggle flip-flops enabling higher division ratios like powers of 2. The 1960s marked a pivotal era with the integration of frequency dividers into (PLL) frequency synthesizers, revolutionizing signal generation in communications. Early PLLs, conceptualized in but practically implemented post-1950, incorporated digital dividers in the feedback path to achieve programmable integer-N synthesis, as exemplified in a 1970 describing divider-assisted frequency scaling. (IC) frequency dividers, such as synchronous counter-based designs using JK flip-flops, became commercially available by the late 1960s, enabling compact, low-power solutions for television and radio tuners. Subsequent advancements in the and introduced fractional-N dividers to overcome the resolution limitations of integer-N systems, allowing finer steps with reduced . Pioneering work in the late 1960s and early developed dual-modulus prescalers and accumulator-based dividers, which averaged non-integer ratios over time to minimize spurs. These innovations, integrated into silicon technologies like by the 1990s, expanded applications to communications and systems, where high-speed dividers operating above 10 GHz became standard.

Analog Frequency Dividers

Regenerative Dividers

Regenerative frequency dividers, first introduced by R. L. Miller in , operate as nonlinear feedback circuits that achieve division through regenerative modulation. The basic topology consists of a mixer and a loop filter, typically an LC resonant tank or tuned to the output . An input signal at finf_{in} is applied to one port of the mixer, while the output signal at fout=fin/Nf_{out} = f_{in}/N (commonly N=2N=2) is fed back to the other port. The mixer generates sum ((N+1)fout(N+1)f_{out}) and difference ((N−1)fout(N-1)f_{out}) frequencies, with the loop filter suppressing the sum component to regenerate the difference , which sustains at the divided . For proper startup, the small-signal loop gain must exceed unity, and the total phase shift around the loop must align within 2πk2\pi k radians at foutf_{out}, where kk is an integer. The dividers exhibit two primary modes of operation: stable and pulled. In stable mode, the output phase is time-independent (dθ/dt=0d\theta/dt = 0), yielding a pure spectral line, provided the input power factor α\alpha satisfies α≥12(ωΔiQω0)2+14\alpha \geq \frac{1}{2} \left( \frac{\omega \Delta i}{Q \omega_0} \right)^2 + \frac{1}{4}, where Δi\Delta i is the frequency detuning, QQ is the tank quality factor, and ω0\omega_0 is the resonant frequency. This mode requires sufficient input power to lock the oscillation precisely at the subharmonic. In pulled mode, the output phase θ(t)\theta(t) varies periodically, introducing a frequency offset and spurious tones, governed by the differential equation dθ/dt=(ωΔi/Q)tan⁡(2θ)−(α/4)sin⁡(2θ)d\theta/dt = (\omega \Delta i / Q) \tan(2\theta) - (\alpha/4) \sin(2\theta) for large α\alpha. Transition to stable operation can be achieved by increasing input power, which reduces spurs. Modern implementations often use CMOS technology for high-frequency applications, such as millimeter-wave systems. For instance, a 0.18-μm CMOS regenerative divider achieves divide-by-4 operation at 40 GHz input (10 GHz output) using two cascaded stages with a power consumption of 31 mW and phase noise of approximately -115 dBc/Hz at 1 MHz offset, requiring a resonant tank with Q≈1.24Q \approx 1.24 to provide 90° phase shift or suppress the third harmonic by more than 0.5 dB. These circuits benefit from distributed mixers to absorb parasitics and extend bandwidth, consuming as little as 10 mW at 1.8 V supply. Regenerative dividers are valued for their low additive phase noise, scaling as 20log⁡10N20 \log_{10} N dB below the input, making them suitable for precision oscillators and synthesizers. Ultra-low-noise variants, using discrete BJT mixers and amplifiers, achieve residual phase noise floors of -164 to -165 dBc/Hz at 10 Hz offset for 10–40 MHz inputs, with Allan deviations as low as 6×10−16/τ6 \times 10^{-16} / \sqrt{\tau}
Add your contribution
Related Hubs
User Avatar
No comments yet.