Hubbry Logo
Via (electronics)Via (electronics)Main
Open search
Via (electronics)
Community hub
Via (electronics)
logo
8 pages, 0 posts
0 subscribers
Be the first to start a discussion here.
Be the first to start a discussion here.
Via (electronics)
Via (electronics)
Via (electronics)
View on Wikipedia
from Wikipedia

Different types of vias:
(1) Through hole.
(2) Blind via.
(3) Buried via.
The gray and green layers are nonconducting, while the thin orange layers and red vias are conductive.

A via (Latin, 'path' or 'way') is an electrical connection between two or more metal layers of a printed circuit boards (PCB) or integrated circuit. Essentially a via is a small drilled hole that goes through two or more adjacent layers; the hole is plated with metal (often copper) that forms an electrical connection through the insulating layers.

Vias are an important concern in PCB manufacturing.[1] As vertical structures crossing multiple layers, they are specified differently from most of the design, which increases the chance for errors. They place the strictest demands on registration (how closely aligned different layers are). They are manufactured with different tooling from other features -- tooling that typically has looser tolerances. If either the hole or any layer is slightly out of place, the wrong electrical connections may be made; this may not be visible from the surface. After the hole is drilled, it must also be lined with conductive material, as opposed to simply leaving conductive material in place on copper layers. Even an initially good board may develop problems later because the via reacts to heat differently from the substrate around it. Vias also represent a discontinuity in the electrical impedance, which can cause problems for signal integrity.

In printed circuit boards

[edit]
PCB via current capacity chart showing 1 mil plating via current capacity & resistance versus diameter on a 1.6 mm PCB.

In printed circuit board (PCB) design, a via consists of two pads in corresponding positions on different copper layers of the board, that are electrically connected by a hole through the board.[citation needed] The hole is made conductive by electroplating, or is lined with a tube or a rivet.[citation needed] High-density multilayer PCBs may have microvias: blind vias are exposed only on one side of the board, while buried vias connect internal layers without being exposed on either surface. Thermal vias carry heat away from power devices and are typically used in arrays of about a dozen.[2][3]

A via consists of:

  1. Barrel — conductive tube filling the drilled hole
  2. Pad — connects each end of the barrel to the component, plane, or trace
  3. Antipad — clearance hole between barrel and metal layer to which it is not connected
Raspberry Pi Pico with castellated holes

A via, sometimes called PTV or plated-through-via, should not be confused with a plated through hole (PTH). A via is used as an interconnection between copper layers on a PCB while the PTH is generally made larger than vias and is used as a plated hole for acceptance of component leads - such as non-SMT resistors, capacitors, and DIP package IC. PTH can also be used as holes for mechanical connection while vias may not. Another usage of PTH is known as a castellated hole where the PTH is aligned at the edge of the board so that it is cut in half when the board is milled out of the panel - the main usage is for allowing one PCB to be soldered to another in a stack - thus acting both as a fastener and also as a connector.[4]

Three major kinds of vias are shown in right figure. The basic steps of making a PCB are: making the substrate material and stacking it in layers; through-drilling of plating the vias; and copper trace patterning using photolithography and etching. With this standard procedure, possible via configurations are limited to through-holes.[a] Depth-controlled drilling techniques such as using lasers can allow for more varied via types. Laser drills can also be used for smaller and more precisely positioned holes than mechanical drills produce. PCB manufacturing typically starts with a so-called core, a basic double-sided PCB. Layers beyond the first two are stacked from this basic building block. If two more layers are consecutively stacked from bottom of core, you can have a 1-2 via, a 1-3 via and a through hole. Each type of via is made by drilling at each stacking stage. If one layer is stacked on top of the core and other is stacked from the bottom, the possible via configurations are 1-3, 2-3 and through hole. The user must gather information about the PCB manufacturer's allowed methods of stacking and possible vias. For cheaper boards, only through holes are made and antipad (or clearance) is placed on layers which are supposed not to be contacted to vias.

IPC 4761

[edit]

IPC 4761 defines the following via types:

  • Type I: Tented via
  • Type II: Tented & covered via
  • Type III-a: Plugged via, sealed with non-conductive material on one side
  • Type III-b: Plugged via, sealed with non-conductive material on both sides
  • Type IV-a: Plugged & covered via, sealed with non-conductive material and covered with wet solder mask on one side
  • Type IV-b: Plugged & covered via, sealed with non-conductive material and covered with wet solder mask on both sides
  • Type V: Filled via, filled with non-conductive paste
  • Type VI-a: Filled & covered via, covered with dry film or wet solder mask on one side
  • Type VI-b: Filled & covered via, covered with dry film or wet solder mask on both sides
  • Type VII: Filled & capped via, filled with non-conductive paste and overplated on both sides

Failure behavior

[edit]

If well made, PCB vias will primarily fail due to differential expansion and contraction between the copper plating and the PCB in the out of plane direction (Z). This differential expansion and contraction will induce cyclic fatigue in the copper plating, eventually resulting in crack propagation and an electrical open circuit. Various design, material, and environmental parameters will influence the rate of this degradation.[5][6] To ensure via robustness, IPC sponsored a round-robin exercise that developed a time to failure calculator.[7]

Vias in integrated circuits

[edit]
Main article: Through-silicon via

In integrated circuit (IC) design, a via is a small opening in an insulating oxide layer that allows a conductive connection between different layers. A via on an integrated circuit that passes completely through a silicon wafer or die is called a through-chip via or through-silicon via (TSV). Through-glass vias (TGV) have been studied by Corning Glass for semiconductor packaging, due to the reduced electrical loss of glass versus silicon packaging.[8] A via connecting the lowest layer of metal to diffusion or poly is typically called a "contact".

[edit]
  • Plated-through holes on a multilayer board (magnified)
    Plated-through holes on a multilayer board (magnified)
  • Double layered plating in CAD. Vias makes EDA placement possible., Bottom layer – Red, Top layer – Blue
    Double layered plating in CAD. Vias makes EDA placement possible.
    Bottom layer – Red
    Top layer – Blue
  • Plating of plated-through holes:, Above – Top layer, Down – Bottom layer
    Plating of plated-through holes:
    Above – Top layer
    Down – Bottom layer
  • Cross-cut section of a multilayer via
    Cross-cut section of a multilayer via
  • The small metallic circles are vias
    The small metallic circles are vias
  • Filled vias with no visible hole
    Filled vias with no visible hole

See also

[edit]

Notes

[edit]

References

[edit]

Further reading

[edit]
[edit]
Revisions and contributorsEdit on WikipediaRead on Wikipedia

Via (electronics)

View on Grokipedia
from Grokipedia
In electronics, a via is a small opening, often copper-plated or filled, that serves as a vertical electrical connection between different layers in a (PCB) or (IC), enabling the routing of signals, power, and ground planes in multilayer designs. Similar structures, often filled with or , are used in integrated circuits to connect metal layers. Vias consist of a conductive barrel (the plated hole wall), a pad (the copper landing area), and an anti-pad (the clearance around the via in inner layers), and they are essential for creating compact, high-density interconnects in modern electronic devices. Vias are classified into several types based on their depth, accessibility, and manufacturing method, each suited to specific design requirements for density, reliability, and cost. Through-hole vias extend from one side of the PCB to the other, penetrating all layers, and are commonly used for robust power distribution, management, and signal routing in less dense boards, with minimum diameters typically around 0.3 mm. Blind vias connect an outer layer to an inner layer without reaching the opposite side, while buried vias link only internal layers, both enhancing routing density and in multilayer PCBs by reducing board thickness and improving space efficiency, with minimum diameters as small as 0.1 mm. Microvias, laser-drilled holes smaller than 150 micrometers in diameter, are used in high-density interconnect (HDI) boards for fine-pitch components like BGAs, offering an of up to 1:1 for precise interlayer connections. Additional variants include vias-in-pad, which are embedded within surface-mount pads to save space in high-pin-count designs, often requiring filling for conductivity. The design and placement of vias are critical for maintaining , minimizing (EMI), and ensuring thermal dissipation in PCBs, with guidelines from standards like IPC specifying tolerances such as drill-to-plane clearances of at least 8 mils and via diameters within ±3 mils. In high-speed applications, vias must account for impedance control and aspect ratios (e.g., up to 10:1 for through-hole types) to prevent signal loss, while stitching vias—arrays of closely spaced vias—connect ground planes to reduce EMI. As trend toward , advanced via technologies like stacked microvias enable the functionality of complex devices in smaller form factors, underscoring their role in powering innovations from consumer gadgets to systems.

Fundamentals

Definition and Purpose

A via is a small conductive path that provides electrical interconnection between different layers in multilayer electronic structures, such as printed circuit boards (PCBs) or integrated circuits (ICs). In PCBs, it is typically a plated-through hole lined with copper that traverses one or more insulating layers to connect conductive traces on adjacent copper layers. In ICs, vias are narrow, filled or lined vertical conductors, often made of tungsten or copper, that link metal interconnect layers within the semiconductor die to enable signal propagation between stacked metallization levels. These structures are fundamental to modern electronics, where horizontal routing on single layers is insufficient for complex designs. The primary purpose of a via is to facilitate vertical signal and power routing in multilayer configurations, allowing for higher component , smaller overall board or chip sizes, and the accommodation of intricate circuitry that would be impossible on single-layer boards. By enabling connections between non-adjacent layers, vias support efficient space utilization and improved performance in devices ranging from to high-speed systems. Additionally, vias contribute basic electrical properties, including formed between the via barrel and surrounding ground or power planes, which can slow signal rise times, and parasitic proportional to the via's length, which may degrade filtering in power distribution networks. To understand vias, it is helpful to recall key PCB and IC terms: layers consist of alternating insulating dielectrics and conductive foils or films; traces are the patterned horizontal conductive paths on those layers for signal routing; and are enlarged trace endings that serve as connection points for components or wires. The concept of vias emerged in the alongside the development of multilayer PCBs, with early implementations by for transistorized computers that required standardized, high-volume interconnections. Vias come in various types, such as through-hole or blind, depending on the layers they connect.

Basic Types

Vias in are primarily classified based on their , depth of penetration through the board layers, and accessibility from the surfaces. The most fundamental types include through-hole vias, blind vias, buried vias, and microvias, each offering distinct advantages in interconnecting conductive layers while balancing factors like , , and manufacturability. Through-hole vias, also known as thru-hole vias, extend completely from one outer surface of the board to the opposite outer surface, traversing all layers. This design allows for the insertion of component leads or pins, facilitating mechanical support and electrical connections via on both sides. Their primary advantages include straightforward during assembly and robust handling of higher current loads due to larger diameters, but they introduce drawbacks such as increased and from the full-length barrel, which can degrade high-frequency signal performance. Blind vias connect an outer layer to one or more inner layers without penetrating through to the opposite surface, starting from one side only. By limiting the via's depth, this type minimizes the "stub" length—the unused portion beyond the connection point—which reduces inductive effects and improves in multilayer boards. Blind vias enable more compact compared to through-hole types but require precise fabrication to ensure alignment and plating uniformity. Buried vias, in contrast, link only inner layers of the board and remain entirely hidden from both outer surfaces. This configuration supports high-density interconnects by freeing up surface space for components and traces, making it ideal for complex multilayer designs where routing efficiency is critical. Although they enhance overall board density without visible surface disruptions, buried vias complicate inspection and increase fabrication costs due to their internal positioning. Microvias represent a specialized subset with diameters of 150 μm or smaller, often fabricated using to achieve fine precision in high-density interconnect (HDI) boards. These vias are typically blind or buried and support advanced needs, such as stacking in portable , by allowing tighter spacing and reduced layer count. Their small size, however, demands careful control during formation to avoid reliability issues like cracking under . Vias can further be categorized as filled or unfilled based on whether their barrels are plugged with material after . Unfilled vias leave the interior hollow, relying solely on the plated walls for conduction, which is simpler and cost-effective for standard applications. Filled vias, on the other hand, are packed with conductive materials like infused with silver or particles, promoting planarization for subsequent layer buildup, enhancing thermal dissipation by acting as heat conduits, and providing mechanical reinforcement against environmental stresses. A key parameter influencing via performance and reliability across all types is the aspect ratio, defined as the ratio of the via's depth (board thickness or layer span) to its drilled diameter. For optimal electroplating uniformity and to prevent voids or thinning in the copper barrel, an aspect ratio of less than 10:1 is generally recommended, as higher ratios can compromise current-carrying capacity and increase failure risks under thermal cycling.

Vias in Printed Circuit Boards

Design Considerations

In PCB design, via sizing is a critical factor balancing electrical performance, manufacturability, and mechanical reliability. Typical via diameters range from 0.25 mm to 0.3 mm for standard through-hole vias, allowing for sufficient plating thickness while minimizing board space usage. Pad and annular ring dimensions are governed by IPC-2221 standards, which specify minimum annular ring widths—such as 0.025 mm (1 mil) for internal layers in Class 2 products—to prevent breakout during and , ensuring the ring remains intact around the via . These dimensions are calculated as pad diameter = finished size + 2 × (minimum annular ring + fabrication allowance), typically resulting in pad diameters of 0.4–0.6 mm for common via sizes. Placement strategies in PCB layout prioritize and routability, particularly in high-speed designs. Vias should avoid placement directly in component pads unless filled with conductive or non-conductive to prevent solder wicking and ensure a flat surface for ; unfilled via-in-pad configurations can lead to voids or reliability issues in dense assemblies. Additionally, minimizing via stubs—unused portions of the via extending beyond the signal layers—is essential to reduce reflections in high-frequency signals, often achieved by using blind or buried vias where possible. Optimal placement involves staggering vias to facilitate escape routing and maintaining adequate spacing from traces to avoid . Electrically, vias introduce transmission line discontinuities due to their inductance and capacitance, causing impedance mismatches that degrade signal integrity in high-speed PCBs. The via introduces inductance, approximated by L \approx \frac{\mu_0 h}{2\pi} \ln(D/d)}, where hh is the via height (board thickness), DD is the pad diameter, dd is the hole diameter, and μ0\mu_0 is the permeability of free space; this leads to inductive reactance that increases with frequency, causing reflections at frequencies above 1 GHz. To mitigate this, designers adjust antipad sizes and add ground stitching vias nearby to maintain controlled impedance, typically targeting 50 Ω for single-ended signals. Thermal management often incorporates vias to enhance heat dissipation from power components to inner planes or the opposite board side. Thermal via arrays, consisting of multiple small vias (e.g., 0.2–0.3 mm ) placed under heat-generating like those in QFN or power ICs, conduct heat through plated barrels to pours on adjacent layers, reducing junction temperatures by up to 20–30°C in multilayer boards. These arrays are typically filled or tented to prevent flow during reflow, and their density is optimized based on thermal simulations to balance with electrical parasitics. In high-density designs, via placement must address density trade-offs, particularly for ball grid array (BGA) packages where escape routing limits connectivity. Via fanout patterns, such as dog-bone (via offset from the BGA pad with a short trace connection) for pitches above 0.8 mm or via-in-pad for finer pitches below 0.5 mm, enable routing signals from inner balls to outer layers without excessive layer count. These strategies require careful via staggering and reduced trace widths (e.g., 0.1 mm) in fanout regions to maximize routability, though they increase fabrication costs and potential signal skew if not simulated. Overall, such optimizations allow BGAs with over 1000 pins to be integrated while maintaining manufacturability.

Manufacturing Processes

The manufacturing of vias in printed circuit boards (PCBs) begins with to create holes that interconnect layers, followed by to metallize the walls, and optional filling for structural integrity, particularly in high-density interconnect (HDI) designs. These processes vary based on via type, with mechanical drilling suited for larger standard vias and methods for smaller microvias, ensuring compatibility with the board's materials and thickness. Drilling methods are selected according to via dimensions and substrate materials. Mechanical drilling, using high-speed carbide bits, is employed for standard through-hole vias larger than 0.15 mm in diameter, producing clean, tapered-free holes at rates up to several thousand per minute. This method excels in thicker boards but requires post-drilling deburring to remove burrs and resin smear. For microvias under 0.15 mm, laser ablation is preferred, offering non-contact precision without mechanical stress; CO2 lasers (wavelength ~10.6 μm) effectively drill organic dielectrics like by vaporizing material, while UV lasers (wavelength ~355 nm) provide finer resolution for ablating both dielectrics and copper layers, minimizing heat-affected zones. Laser drilling achieves aspect ratios up to 1:1 in thin layers but may introduce edge tapering or carbonization, necessitating desmearing via plasma or chemical etching. Following drilling, establishes electrical conductivity along via walls through a two-stage process. An initial electroless seed layer, typically 1-2 μm thick, is deposited chemically without external current: the drilled board undergoes cleaning, activation with catalyst, and immersion in an autocatalytic bath containing and reducing agents like , ensuring uniform coverage on non-conductive surfaces. This is followed by electrolytic , where the board acts as the in an acidic , with an applied 15-30 A/dm²) depositing thicker (20-35 μm) for durability. Panel applies across the entire board surface before pattern , suitable for uniform thickness in multilayer boards, whereas pattern uses a mask to selectively deposit only on traces and vias, reducing material waste and enabling finer features in HDI designs. High-aspect-ratio vias demand optimized throwing power in the to avoid voids. Filling techniques are applied to certain vias to prevent solder wicking, enhance performance, or enable stacking. For stacked microvias in HDI boards, conductive paste—comprising silver or particles in —is screened or dispensed into laser-drilled holes, cured at 150-200°C, and capped with additional to form reliable interconnections without full . Through-hole filling, conversely, often uses to fully deposit from bottom to top in a dedicated after seed layer application, achieving void-free barrels in high-current applications; alternatively, non-conductive is injected under for mechanical support in via-in-pad designs. These methods ensure planar surfaces via or grinding post-filling. In HDI PCBs, sequential build-up fabrication iterates via formation across multiple layers. Starting with a core laminate, outer layers are added through lamination cycles: each cycle involves imaging and etching conductor patterns, drilling (laser for microvias), desmearing, plating or filling the vias, and dielectric lamination, repeated 2-6 times to build up to 8+ layers. This process allows blind and buried vias, with alignment tolerances under 50 μm achieved via fiducials and automated registration. Quality control throughout via manufacturing monitors aspect ratios, typically limited to 6:1-10:1 for through-holes and ≤0.75:1 for microvias to ensure uniform and minimize defects. inspection detects internal voids, plating discontinuities, or misalignment in blind/buried vias non-destructively, with acceptance criteria often requiring ≤5% void area for Class 2 boards. Common defects like dog-bone effects—uneven copper thickness thicker at via ends and thinner in the middle due to plating solution distribution—occur in <1% of vias under optimized conditions, controlled via agitation and current profiling; overall process yields exceed 99% with automated optical and electrical testing.

Standards and Classifications

The IPC-4761 standard, released in July 2006 by the Association Connecting Electronics Industries (IPC), serves as the primary industry guideline for protecting via structures in printed circuit boards (PCBs), classifying vias into seven types based on plating, filling materials, and inspection requirements to ensure manufacturability, yield, and reliability. Type I designates an unfilled through-hole via tented with a dry film solder mask on one or both sides, providing basic protection against contamination without internal filling. In contrast, Type VII represents a fully filled and capped via, typically used for microvias in high-density interconnects (HDI), where the via is completely filled with conductive or non-conductive material and covered with a metallized cap for enhanced planarity and electrical performance. Other types, such as Type III (partially plugged) and Type V (fully filled without capping), address varying levels of protection needs, with subtypes (a for single-sided, b for double-sided) specifying coverage. Complementary standards include IPC-6012, which outlines qualification and performance specifications for rigid PCBs, including via integrity under Classes 1 through 3, where Class 3 imposes the strictest requirements for high-reliability applications like . IPC-2221 provides generic design guidelines for PCB layouts, including via spacing, annular ring dimensions, and material selection to align with reliability classes, distinguishing consumer-grade (typically Class 1 or 2) from mission-critical uses (Class 3). These classes define escalating quality levels: Class 1 for general with minimal reliability demands, Class 2 for dedicated service products allowing minor imperfections, and Class 3 for high-performance environments prohibiting defects that could compromise functionality. Compliance with these standards involves rigorous testing protocols from IPC-TM-650, such as Method 2.1.1 for cross-sectioning to inspect continuity and voids, and Method 2.6.7 for cycling to simulate operational stresses. Acceptance criteria typically require no voids exceeding 10% of the via or , and for plated-through holes, any separation or cracking must not exceed 90 degrees of the to prevent reliability failures. Evolutions in these standards address challenges from lead-free soldering, with revisions like IPC-6012F (2023) incorporating higher thermal thresholds for reflow processes, and HDI-specific guidelines in IPC-2226 emphasizing microvia stacking for denser interconnects. Post-2021 amendments, including updates to IPC-J-STD-001J (2024), extend to applications by specifying enhanced via protection against high-frequency issues and environmental stresses in multilayer boards. These developments ensure alignment with processes, such as sequential for HDI vias, to meet evolving demands.

Reliability and Failure Modes

Mechanical failures in (PCB) vias primarily arise from thermomechanical stresses due to coefficient of (CTE) mismatches between the plating and the substrate materials, such as resins. exhibits a CTE of approximately 17 ppm/°C, while organic substrates like have a Z-axis CTE around 50-70 ppm/°C, leading to differential expansion during thermal cycling that induces tensile and compressive forces on the via barrel. This mismatch, often by a factor of up to 13 between and , generates shear stresses at the interfaces, resulting in circumferential cracking or fatigue cracks that propagate along the via walls. Barrel crack propagation under cyclic stress follows models that account for stress distribution in the plated through-hole (PTH), where cracks typically initiate at stress concentration points such as glass fiber interfaces or plating defects and advance through the copper layer due to repeated loading. These models incorporate finite element analysis to simulate cyclic fatigue, predicting crack growth rates based on factors like aspect ratio, plating thickness, and temperature excursions, with lower aspect ratios reducing maximum barrel stress and extending cycles to failure. In high-reliability applications, such propagation can lead to inner-layer separation if not mitigated by optimized laminate selection or via spacing. Electrical failures in high-current PCB vias are often driven by , where momentum transfer from electrons to metal atoms causes material transport, leading to voids, hillocks, or stub growth that increases via resistance over time. This phenomenon becomes prominent at current densities exceeding 10,000 A/cm², though in PCBs it manifests as surface migration under sustained high loads, depleting the conductor and risking intermittent opens. The mean time to failure (MTTF) due to electromigration is modeled by Black's equation: MTTF=A⋅J−n⋅exp⁡(EakT)\text{MTTF} = A \cdot J^{-n} \cdot \exp\left(\frac{E_a}{kT}\right) where AA is a material-dependent constant, JJ is the , nn is an empirical scaling factor (typically 1-2), EaE_a is the (0.7-0.9 eV for ), kk is Boltzmann's constant, and TT is the absolute . This inverse relationship with JJ underscores the need for wider vias or parallel configurations in power distribution to maintain reliability under elevated currents. Corrosion and contamination contribute to via degradation through mechanisms like pad lifting and voiding in the plating. Pad lifting occurs when halide residues from flux or processing chemicals promote electrochemical corrosion at the copper pad-via interface, weakening adhesion and causing detachment under thermal or mechanical stress. These residues, often chlorides or bromides, accelerate oxidation in humid environments, leading to delamination between the pad and substrate. Voiding in plating arises from inadequate resin contraction during curing or poor desmearing, creating gas pockets or etch pits that compromise the barrel integrity and serve as crack initiation sites. Testing and mitigation strategies for via reliability emphasize accelerated stress evaluations and design enhancements. Solder shock tests, aligned with thermal shock standards like IPC-TM-650 Method 2.6.7, subject vias to rapid temperature transitions (e.g., -40°C to 125°C) to simulate operational cycling and detect cracking or separation early. Filled vias, achieved through conductive or plugging, enhance shock resistance by distributing stresses more evenly and preventing or wicking, thereby improving mechanical integrity in multilayer boards. Recent post-2020 studies on automotive electric vehicles (EVs) highlight the need for robust testing amid higher power densities, with emphasis on thermal management in high-voltage inverters. IPC classifications guide these efforts by defining acceptance criteria for via classes in automotive applications. Case studies from illustrate the severe consequences of via failures leading to board . In one documented instance involving chip-scale packages (CSPs) and ceramic ball grid arrays (CBGAs) on multilayer PCBs, micro-via plating separation due to CTE mismatch and moisture entrapment caused intermittent electrical opens and progressive , compromising mission-critical during thermal cycling. Such failures, often initiated at fiber-resin interfaces under cyclic stress, underscore the importance of rigorous qualification in environments with extreme temperature swings, where via-induced propagated to full board separation, halting operations.

Vias in Integrated Circuits

Construction Methods

In integrated circuits (ICs), vias are typically constructed as conductive plugs with diameters less than 1 μm, using either or as the primary fill material within a damascene process to enable vertical interconnects in the back-end-of-line (BEOL). plugs, filled via (CVD), were common in earlier nodes for their conformal deposition in high-aspect-ratio features, while , deposited by , dominates modern processes due to lower resistivity and better scalability. The damascene process forms vias by first patterning the dielectric, followed by metal deposition and planarization, differing fundamentally from macro-scale methods. In the single damascene approach, vias or trenches are etched separately: a via is patterned first using and (RIE) for sub-micron precision, lined with a barrier, filled with metal, and planarized via (CMP) before the next layer. Dual damascene, more efficient for multilayer integration, etches vias and trenches simultaneously—either via-first (vias patterned before trenches) or trench-first—allowing shared barrier and fill steps to reduce and . CMP follows to remove excess material, ensuring planarity across the , though challenges like dishing in lines require optimized slurries. Key materials enhance reliability and performance: (TaN) barrier layers, often 2-3 nm thick and deposited by (PVD) or (ALD), prevent into surrounding dielectrics, with a Ta liner improving . Low-k dielectrics, such as SiCOH (k ≈ 2.2-3.2) or porous variants, encase the vias to minimize , deposited before and capped with (SiN) or silicon carbonitride (SiCN) etch stops. In BEOL integration, vias connect 10 or more metallization layers, with aspect ratios reaching up to 20:1 in advanced nodes to accommodate shrinking pitches, relying on RIE for anisotropic that achieves sub-micron features unattainable by mechanical means. This nanoscale precision, driven by plasma-based RIE chemistries like fluorocarbons, contrasts with larger-scale , enabling dense, reliable stacking in ICs.

Scaling and Performance Challenges

As feature sizes shrink below 100 nm, vias encounter significant scaling challenges, primarily due to increased electrical resistance from at surfaces and grain boundaries. The Fuchs-Sondheimer model describes this size-effect resistivity increase, where the of electrons (approximately 39 nm in bulk ) becomes comparable to via dimensions, leading to a power-law rise in resistivity for lines and vias narrower than 14 nm. Additionally, at GHz frequencies common in modern ICs, the skin effect confines current to the outer periphery of the via, further elevating effective resistance by reducing the usable cross-sectional area. These resistance increases contribute to performance degradation through higher RC delays, where the via's contribution to overall interconnect delay becomes non-negligible. The resistance of a via, RvR_v, is given by Rv=ρhA,R_v = \rho \frac{h}{A}, with ρ\rho as the material resistivity, hh as the via height, and AA as the cross-sectional area; as AA diminishes with scaling, RvR_v rises sharply, exacerbating signal delays in high-speed circuits. In narrow vias, this contributes significantly to the total interconnect RC delay at sub-10 nm nodes. Thermal management poses further hurdles, as (EM) thresholds decrease for vias below 100 nm due to enhanced and reduced grain sizes, with activation energies typically around 1.0-1.2 eV. Under high current densities exceeding 10610^6 A/cm²—common in dense logic and AI accelerators—void formation accelerates, driven by atomic flux divergence at via interfaces, potentially causing open-circuit failures within operational lifetimes. To mitigate these issues, alternatives like (CNT) vias have been explored, offering and resistivities up to 100 times lower than at nanoscale dimensions, with prototypes demonstrating viable integration in damascene architectures down to 100 nm. liners, with their low resistivity (13-16 μΩ·cm) and scalability to sub-5 nm thicknesses, serve as effective barriers that reduce depletion while minimizing added resistance, enabling continued use of Cu cores. Recent advancements in 2 nm node vias, particularly for AI chips, incorporate ruthenium-cobalt hybrid liners to achieve 33% thinner barriers and improved EM resistance, as adopted by leading foundries like for . Reliability is further compromised by time-dependent dielectric breakdown (TDDB) in inter-via spaces, where sustained electric fields above 1-2 MV/cm in low-k dielectrics (k ≈ 2.3) lead to trap generation and percolation paths, reducing mean-time-to-failure to below 10 years at scaled pitches under 40 nm. Physics-based models predict TDDB lifetimes scaling inversely with via density, necessitating optimized spacing and barrier integrity for sub-3 nm nodes.

Advanced Via Technologies

Advanced via technologies in integrated circuits extend beyond conventional copper metallization to address , scaling, and integration challenges in sub-7 nm nodes. Alternative materials such as liners and cobalt-tungsten-phosphorus (CoWP) caps enhance resistance in vias by reducing interface and sustaining high current densities. For instance, -all-around cobalt interconnects demonstrate a 36-fold improvement in lifetime compared to traditional structures, attributed to a tunneling barrier-free interface. Similarly, CoWP capping layers modify the surface to suppress atomic , yielding significantly extended lifetimes in advanced Cu interconnects without altering bulk behavior. These materials enable reliable operation at current densities exceeding 1.6 × 10^7 A/cm², as shown in CMOS-compatible multi-level interconnects with metal vias that exhibit less than 2% resistance change under accelerated stress. Patterning techniques for vias have evolved from traditional subtractive methods to emerging additive approaches for finer control in dense interconnects. Subtractive patterning, as in dual damascene processes, involves etching dielectric layers to form via openings before metal filling, which remains standard for its compatibility with but faces limitations in sub-20 nm features due to etch variability. In contrast, additive patterning employs selective (ALD) to deposit metal directly into predefined regions without full dielectric etching, reducing defects and enabling hybrid graphene-metal structures for lower resistance and better . This shift supports via integration in next-generation back-end-of-line (BEOL) processes, prioritizing precision over traditional etch-and-fill workflows. Through-silicon vias (TSVs) represent a pivotal advancement for vertical interconnects in 3D IC stacking, facilitating high-density integration with reduced latency. These vias typically feature diameters of 5 to 50 μm, etched through wafers and filled with for low-resistance conduction, while a (SiO2) liner provides electrical insulation to prevent shorts to the substrate. The fill is achieved via electrochemical deposition, often with a 10-20 nm barrier layer to inhibit diffusion, enabling aspect ratios up to 30:1 and supporting monolithic 3D architectures with enhanced bandwidth. Self-aligned vias (SAVs) leverage (EUV) lithography and directed (DSA) to achieve precise positioning in sub-7 nm nodes, mitigating overlay errors inherent in multi-patterning. In SAV processes, vias are confined by underlying metal sidewalls, eliminating the need for critical alignment and allowing diagonal via placement with pitches as low as those in 7 nm predictive design kits. This technique, often combined with lamella DSA, patterns vias using grapho-epitaxy on just two , reducing lithography costs and enabling via merging for optimized routing density. As of 2025, research highlights hybrid organic-inorganic materials for vias in and photonic integration, expanding IC applications beyond rigid substrates. Hybrid interconnects incorporating organic polymers with inorganic metals, such as polyimide-Al2O3 dielectrics, enable intrinsically flexible carbon-nanotube-based vias with maintained performance under bending, suitable for wearable . In photonic ICs, low-loss optical tunnel vias with cores facilitate 3D electronic-photonic integration, achieving efficient light coupling between stacked layers with minimal below 1 dB. These innovations support hybrid platforms combining electrical and optical signaling for high-speed . Key challenges in advanced vias, such as achieving via-to-via spacing below 20 nm without shorting, are addressed through self-alignment and multi-patterning refinements. SAV processes confine vias within metal lines, controlling critical dimensions and preventing misalignment-induced failures at pitches approaching 15-18 nm in EUV-enabled flows, thereby enhancing yield in dense BEOL interconnects. This enables reliable scaling while referencing prior concerns like increased resistance in narrow features.

Applications and Emerging Developments

In High-Density Packaging

In high-density interconnect (HDI) printed circuit boards, and staggered microvias enable the dense required for compact devices like smartphones, supporting multilayer configurations that exceed 10 layers to accommodate advanced processors and connectivity features. Stacked microvias align vertically across multiple layers to form direct electrical paths, while staggered microvias offset positions to mitigate thermal and mechanical stress during fabrication and operation. These via arrangements, typically laser-drilled to diameters under 150 µm, allow for finer line widths (≤100 µm) and higher component density, essential for integrating antennas, sensors, and in handheld . Package substrates in flip-chip (BGA) assemblies rely on vias embedded in organic laminates to achieve fine-pitch routing below 0.4 mm, facilitating high I/O connections for processors and chips. These substrates, constructed from build-up layers of resin-coated foils and cores like bismaleimide-triazine or epoxy-based materials, use blind and filled microvias to route signals with minimal and . The via-in-pad technique further optimizes space, enabling escape routing from dense BGA arrays while maintaining structural integrity under thermal cycling. System-in-package (SiP) modules utilize vias in the interconnect substrate to bridge multiple dies, passive components, and modules, promoting heterogeneous integration in space-constrained applications such as wearables. In smartwatches and fitness trackers, for instance, copper-filled vias connect system-on-chip (SoC) dies with inductors, capacitors, and RF elements, reducing parasitic effects and enabling a unified package smaller than discrete assemblies. This approach supports low-profile designs with integrated power delivery networks, improving efficiency in battery-limited environments. Advanced via implementations in high-density packaging yield benefits like reduced signal loss in and modules, where microvias optimize transmission lines for millimeter-wave frequencies. By minimizing via stubs and employing low-dielectric-constant materials, can be significantly reduced compared to conventional through-vias, enhancing data rates in base stations and handsets. High via densities in ultra-fine HDI substrates allow for extreme without compromising . Apple's A-series chips exemplify HDI via integration, employing stacked microvias in multilayer PCBs to densely pack CPU, GPU, neural engines, and modem components within and form factors. This configuration delivers high computational performance in slim profiles through precise via staggering and filling for thermal management.

In 3D and Multilayer Integration

In three-dimensional integrated circuits (3D ICs), through-silicon vias (TSVs) enable vertical stacking of multiple dies, significantly reducing interconnect lengths compared to traditional two-dimensional (2D) layouts and thereby lowering latency in data transfer. This approach addresses the latency bottlenecks inherent in 2D ICs by providing shorter, more direct electrical paths through the silicon substrate, which can improve overall system performance in applications requiring high-speed communication between stacked layers. In integration, interposer vias, often implemented as TSVs within a interposer or bridge, facilitate side-by-side placement of dies while allowing vertical signal routing to enhance connectivity without full 3D stacking. For instance, bridges in configurations connect multiple chiplets via fine-pitch TSVs, minimizing signal propagation delays and supporting heterogeneous integration of diverse components on a common substrate. For multilayer printed circuit boards (PCBs) exceeding 50 layers, commonly used in server applications, buried vias connect internal layers without penetrating the outer surfaces, optimizing routing density and in complex, high-performance systems. These vias are essential for managing the increased interlayer connections in such dense boards, where they help reduce and maintain electrical performance under high-frequency operations. Complementing this, blind vias enable the integration of embedded components by linking outer layers to specific inner layers, allowing for compact designs with active and passive elements buried within the board structure to save surface space and improve reliability. Hybrid integration leverages vias to interconnect logic, , and dies in stacked configurations, fostering modular systems that combine disparate technologies for enhanced functionality. In these setups, TSV arrays form power delivery networks (PDNs) that distribute voltage efficiently across stacked tiers, mitigating IR drop and ensuring stable operation in power-intensive 3D architectures. Such PDN designs, often comprising dense arrays of power-ground TSVs, support the high current demands of integrated circuits while minimizing voltage fluctuations. Key advantages of vias in 3D and multilayer integration include bandwidth densities exceeding 1 Tbps/mm², achieved through high-density TSV interconnects that enable massive parallel data transfer in stacked dies. Additionally, vias, typically filled with high-conductivity materials like , facilitate heat extraction from inner layers in 3D stacks, reducing hotspot temperatures and improving overall thermal management by conducting heat to external cooling solutions. This is particularly critical in multi-tier designs, where thermal TSVs can lower peak temperatures compared to non- via configurations. Prominent examples include Intel's Foveros , which employs TSVs in an active base die to stack compute and I/O chiplets face-to-face, enabling finer-pitch interconnections and reduced power consumption in heterogeneous processors. Similarly, AMD's 3D V-Cache utilizes TSV interfaces to vertically stack additional L3 cache layers on core dies, boosting bandwidth to over 2 TB/s and enhancing gaming and compute performance without increasing the die footprint. As semiconductor scaling pushes beyond traditional copper interconnects, carbon-based materials like carbon nanotubes (CNTs) are emerging as promising alternatives for nanoscale vias in sub-5 nm nodes. These structures address key limitations of , such as increased resistivity and at atomic scales, by offering superior electrical conductivity and thermal stability. For instance, CNT vias integrated into composites have demonstrated enhanced resistance to , enabling reliable performance in high-density interconnects. Research on CNT field-effect transistors further supports their viability at 5 nm nodes, with potential extensions to sub-5 nm through optimized synthesis and integration techniques. In flexible and stretchable electronics, polymer-embedded vias filled with liquid metals are gaining traction for wearable applications, providing conformal interconnects that maintain conductivity under deformation. Liquid metal particles, such as gallium-based alloys, enable micropatterned films with features as small as 5 μm, supporting high-resolution circuits in soft substrates without cracking. These innovations facilitate bio-integrated devices, where vias embedded in elastomers withstand strains exceeding 200% while preserving electrical integrity. Recent advances in composites have expanded their use in textile-integrated circuits for ergonomic wearables, emphasizing and self-healing properties. The integration of and is transforming via design and in dynamic printed circuit boards (PCBs), enabling adaptive optimization for and thermal management. AI-driven algorithms analyze vast datasets from prior designs to automate via placement and , reducing congestion and improving in complex layouts. In photonic applications, vias are evolving toward optical interconnects, with through-silicon optical vias (TSOVs) facilitating vertical transmission in 3D heterogeneous platforms. These structures support terabit-per-second data rates, bridging electronic and photonic domains for future high-speed . Sustainability efforts in via technology are focusing on lead-free and recyclable plating processes, alongside trends toward bio-compatible materials for implantable and environmental applications as of 2025. Lead-free solders and eco-resins in PCB fabrication minimize , with recyclable substrates enabling up to 60% reduction in carbon emissions through water-based disassembly. Bio-compatible vias, often using hermetic metal feedthroughs in alumina substrates, achieve high densities while ensuring long-term stability in biological environments, as seen in neural interfaces. As of 2025, TSMC's 2nm process has begun volume production for A-series chips, enabling further advancements in HDI via integration for and AI applications. At the research frontier, quantum dot-based structures are being explored for neuromorphic computing, where arrays of quantum dots mimic synaptic connections through resistive switching and tunneling effects. These dot assemblies enable low-power, elements that could function as via-like interconnects in brain-inspired architectures, with demonstrated energy efficiencies far below traditional . Projections for via density in advanced integration indicate scaling toward hundreds of thousands per mm² by 2030, driven by 2D material stacking and monolithic 3D techniques, building on current achievements of 40,000 I/O per mm².

References

  1. https://www.wevolver.com/article/pcb-via
  2. https://semiengineering.com/all-about-interconnects/
  3. https://www.protoexpress.com/kb/pcb-via-design/
  4. https://resources.pcb.cadence.com/blog/2020-vias-types-and-applications
  5. https://www.ncabgroup.com/microvias/
  6. https://resources.altium.com/p/pcb-via
  7. https://resources.altium.com/p/how-vias-can-affect-very-high-speed-signals
  8. https://www.protoexpress.com/blog/rf-pcb-via-design-challenges-with-layout-solutions/
  9. https://ieeexplore.ieee.org/document/1010014
  10. https://ieeexplore.ieee.org/iel7/6287639/10005208/10359520.pdf
  11. https://www.protoexpress.com/blog/via-filling-techniques-designers-need-to-know-for-pcb-fabrication/
  12. https://www.pnconline.com/blog/copper-epoxy-filled-vias-in-a-pc-board/
  13. https://www.mclpcb.com/blog/conductive-vs-non-conductive/
  14. https://www.vse.com/blog/standard-via-sizes-pcbs/
  15. https://www.pcbbuy.com/news/Understanding-PCB-Via-Aspect-Ratio.html
  16. https://www.allpcb.com/blog/pcb-knowledge/via-aspect-ratio-the-unsung-hero-of-pcb-reliability.html
  17. https://resources.pcb.cadence.com/blog/2021-the-best-pcb-via-size-guidelines-for-your-design
  18. https://resources.altium.com/p/pcb-size-and-pad-size-guidelines
  19. https://resources.altium.com/p/sizing-vias-your-next-multilayer-pcbs
  20. https://resources.pcb.cadence.com/blog/2020-understanding-pcb-via-in-pad-design
  21. https://resources.altium.com/p/your-complete-guide-stub-analysis
  22. https://resources.altium.com/p/why-most-via-impedance-calculators-are-inaccurate
  23. https://resources.altium.com/p/how-antipads-affect-signal-integrity-your-multilayer-pcb
  24. https://resources.pcb.cadence.com/blog/2019-thermal-vias-for-circuit-board-heat-management-techniques-and-tips
  25. https://resources.altium.com/p/management-of-thermal-vias
  26. https://resources.altium.com/p/which-bga-pad-and-fanout-strategy-right-your-pcb
  27. https://resources.pcb.cadence.com/blog/2019-tips-for-routing-bga-packages-that-won-t-leave-you-puzzled
  28. https://blog.epectec.com/pcb-mechanical-drilling-vs-laser-aspect-ratios-and-drill-sizing
  29. https://www.allpcb.com/blog/pcb-knowledge/hdi-pcb-manufacturing-process-a-step-by-step-guide-for-engineers.html
  30. https://www.allpcb.com/blog/pcb-manufacturing/copper-plating-processes.html
  31. https://www.ksg-pcb.com/en/pattern-plating-and-panel-plating-the-core-processes-of-printed-circuit-board-production/
  32. https://resources.altium.com/p/design-basics-for-hdi
  33. https://www.protoexpress.com/blog/dfm-issues-pcb-manufacturing/
  34. https://hilelectronic.com/x-ray-inspection/
  35. https://www.pcbasic.com/blog/pcb_aspect_ratio.html
  36. https://www.fitech-solderpaste.com/industry-news/what-are-the-reasons-for-pcb-pads-not-being-tinned-and-vias-not-working.html
  37. https://shop.electronics.org/ipc-4761/ipc-4761-standard-only
  38. https://www.eurocircuits.com/content/uploads/2024/05/IPC-4761.pdf
  39. https://shop.electronics.org/ipc-6012/ipc-6012-standard-only/Revision-f/english
  40. https://www.protoexpress.com/blog/ipc-2221-circuit-board-design/
  41. https://resources.pcb.cadence.com/blog/2023-ipc-class-standards-defining-reliability
  42. https://www.allpcb.com/allelectrohub/beyond-visual-inspection-advanced-microsectioning-techniques-per-ipc-tm-650
  43. https://wellerpcb.com/pcb-fabrication/high-quality-printed-circuit-boards-manufacturing-ipc-class-2-and-3/
  44. https://summitinterconnect.com/blog/article/what-is-new-in-ipc-6012-revision-f/
  45. https://www.whma.org/news-release/global-electronics-association-released-ipc-j-std-001j-strengthening-global-standards
  46. https://www.allpcb.com/blog/pcb-knowledge/hdi-pcb-and-ipc-standards-ensuring-compliance-and-quality.html
  47. https://semiconductor.altertechnology.com/material-processing/thermomechanical-failures-in-plated-through-vias-ptvs/
  48. https://pcbtrace.com/avoiding-thermomechanical-failures-in-pth/
  49. https://ntrs.nasa.gov/api/citations/20180005658/downloads/20180005658.pdf
  50. https://www.researchgate.net/publication/224672903_A_PTH_reliability_model_considering_barrel_stress_distributions_and_multiple_PTHS_in_a_PWB
  51. https://resources.pcb.cadence.com/blog/2020-electromigration-analysis-for-pcb-and-ic-design
  52. https://resources.system-analysis.cadence.com/blog/msa2020-blacks-equation-for-mttf-due-to-electromigration
  53. https://www.chemtronics.com/the-dreaded-white-residues-why-they-form-what-to-do-about-them
  54. https://resources.altium.com/p/pcb-trace-corrosion-why-it-happens-and-how-prevent-it
  55. https://resources.altium.com/p/thermal-shock-testing
  56. https://www.pcbelec.com/blog/pcb-design-tips/filled-and-capped-vias.html
  57. https://yalantis.com/blog/automotive-pcb-design-2025/
  58. https://doi.org/10.5772/intechopen.72396
  59. https://eps.ieee.org/images/files/Roadmap/ITRSIntercon2015.pdf
  60. https://pubs.aip.org/aip/adv/article/9/2/025015/1059096/An-evaluation-of-Fuchs-Sondheimer-and-Mayadas
  61. https://docs.amd.com/r/en-US/ug583-ultrascale-pcb-design/Skin-Effect-and-Resistive-Losses
  62. https://www.researchgate.net/publication/276206140_Electromigration_in_damascene_copper_interconnects_of_line_width_down_to_100_nm
  63. https://www.sciencedirect.com/science/article/abs/pii/S0254058420310415
  64. https://pubs.aip.org/aip/apl/article/91/25/252107/334784/Conduction-regime-in-innovative-carbon-nanotube
  65. https://ieeexplore.ieee.org/document/10173105
  66. https://marklapedus.substack.com/p/scaling-copper-interconnects-to-2nm
  67. https://ieeexplore.ieee.org/document/8107501
  68. https://pubs.acs.org/doi/10.1021/acs.nanolett.3c04833
  69. https://ieeexplore.ieee.org/document/5784493/
  70. https://ieeexplore.ieee.org/document/9385832/
  71. https://www.mks.com/n/metal-thin-films
  72. https://www.imec-int.com/en/articles/promise-hybrid-graphenemetal-structures-advanced-interconnects
  73. https://semiengineering.com/knowledge_centers/packaging/advanced-packaging/through-silicon-vias/
  74. https://ieeexplore.ieee.org/document/5488399/
  75. https://www.sciencedirect.com/science/article/pii/S002626921630026X
  76. https://www.nature.com/articles/s41528-022-00190-8
  77. https://www.techrxiv.org/articles/preprint/CMOS_Compatible_Low-loss_Optical_Tunnel_Vias_for_3D_Photonic_Integration/1330406
  78. https://pubs.rsc.org/en/content/articlehtml/2025/mh/d4mh01757a
  79. https://semiengineering.com/will-7nm-and-5nm-really-happen-2/
  80. https://semiengineering.com/breaking-the-2nm-barrier/
  81. https://www.protoexpress.com/kb/pcb-design-hdi/
  82. https://www.allpcb.com/blog/pcb-knowledge/the-ultimate-guide-to-stacked-vias-in-high-density-pcbs.html
  83. https://www.ncabgroup.com/hdi-high-density-interconnect-pcb/
  84. https://www.ti.com/lit/pdf/spru811
  85. https://ase.aseglobal.com/flip-chip-packaging/
  86. https://www.protoexpress.com/blog/how-to-breakout-a-4mm-bga/
  87. https://ase.aseglobal.com/system-in-package/
  88. https://pmc.ncbi.nlm.nih.gov/articles/PMC10301016/
  89. https://bencor-llc.com/wearable-tech-teardown-a-look-at-the-pcb-technologies-inside/
  90. https://www.allpcb.com/blog/pcb-knowledge/advanced-via-design-for-5g-network-pcbs-minimizing-inductance-and-signal-loss.html
  91. https://www.pcbcart.com/article/content/pcb-technological-innovations-5g-ai.html
  92. https://www.scribd.com/document/863345405/ADVANCES-IN-ELECTRONIC1CKAGING-TECHNOLOGIES-BY-ULTRA-SMALL-MICROVIAS-SUPER-FINE-INTERCONNECTIONS-AND-LOWLOSSPOLYMER-DIELECTRICS
  93. https://sfmpcb.com/the-printed-circuit-board-in-your-iphone/
  94. https://hilpcb.com/en/blog/iphone-consumer-electronics
  95. https://ieeexplore.ieee.org/document/7780349/
  96. https://semiengineering.com/using-silicon-bridges-in-packages/
  97. https://pubs.aip.org/aip/apr/article/2/2/021308/123677/Heterogeneous-2-5D-integration-on-through-silicon
  98. https://www.allpcb.com/blog/pcb-knowledge/the-role-of-vias-in-multilayer-pcb-designs.html
  99. https://www.pcbelec.com/blog/pcb-design-tips/blind-vias-buried-vias-in-pcbs-a-complete-guide.html
  100. https://eps.ieee.org/images/files/TC_Article_Hybrid_Bonding_Pioneering_Innovations_and_Pathways_to_Future_Semiconductor_Integration.pdf
  101. https://semiengineering.com/3d-power-delivery/
  102. https://www.researchgate.net/publication/224226351_PDN_impedance_modeling_and_analysis_of_3D_TSV_IC_by_using_proposed_PG_TSV_array_model_based_on_separated_PG_TSV_and_chip-PDN_models
  103. https://iedm23.mapyourshow.com/mys_shared/iedm23/handouts/SC1.6_IEDM_2023_Presentation_3DIC_Packaging_Milind_Rev.pdf
  104. http://www.ece.umn.edu/users/sachin/jnl/tcad06bg.pdf
  105. https://dl.acm.org/doi/10.1145/3264736
  106. https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf
  107. https://www.techpowerup.com/292256/amd-details-its-3d-v-cache-design-at-isscc
  108. https://www.researchgate.net/publication/4344245_Coppercarbon_nanotube_composite_interconnect_for_enhanced_electromigration_resistance
  109. https://www.researchgate.net/publication/358608229_Carbon_Nanotube_SRAM_in_5nm_Technology_Node_Design_Optimization_and_Performance_Evaluation-Part_I_CNFET_Transistor_Optimization
  110. https://pmc.ncbi.nlm.nih.gov/articles/PMC12396330/
  111. https://pubs.rsc.org/en/content/articlehtml/2025/mh/d5mh00911a
  112. https://arxiv.org/html/2510.03943v1
  113. https://ieeexplore.ieee.org/document/11181124
  114. https://www.elepcb.com/blog/sustainable-pcb/
  115. https://www.academia.edu/129682853/High_Density_Bio_Compatible_and_Hermetic_Electrical_Feedthroughs_Using_Extruded_Metal_Vias
  116. https://anysilicon.com/tsmcs-rising-costs-squeeze-apples-a-series-chip-profits/
  117. https://pubs.acs.org/doi/abs/10.1021/acs.chemrev.9b00730
  118. https://www.researchgate.net/publication/376315995_Monolithic_and_heterogeneous_three-dimensional_3D_integration_of_two-dimensional_2D_materials_using_dense_vias
Add your contribution
Related Hubs
User Avatar
No comments yet.