CDC 1604
CDC 1604
Main page
1866448

CDC 1604

logo
Community Hub0 subscribers
What are your thoughts?
Be the first to start a discussion here.
Be the first to start a discussion here.
CDC 1604

The CDC 1604 is a 48-bit computer designed and manufactured by Seymour Cray and his team at the Control Data Corporation (CDC). The 1604 is known as one of the first commercially successful transistorized computers. (The IBM 7090 was delivered earlier, in November 1959.) Legend has it that the 1604 designation was chosen by adding CDC's first street address (501 Park Avenue) to Cray's former project, the ERA-UNIVAC 1103.

A cut-down 24-bit version, designated the CDC 924, was shortly thereafter produced, and delivered to NASA.

The first 1604 was delivered to the U.S. Navy Post Graduate School in January 1960 for JOVIAL applications supporting major Fleet Operations Control Centers primarily for weather prediction in Hawaii, London, and Norfolk, Virginia. By 1964, over 50 systems were built. The CDC 3600, which added five op codes, succeeded the 1604, and "was largely compatible" with it.

One of the 1604s was shipped to the Pentagon to DASA (Defense Atomic Support Agency) and used during the Cuban missile crises to predict possible strikes by the Soviet Union against the United States.

A 12-bit minicomputer, called the CDC 160, was often used as an I/O processor in 1604 systems. A stand-alone version of the 160 called the CDC 160-A was arguably the first minicomputer.

Memory in the CDC 1604 consists of 32K 48-bit words of magnetic core memory with a cycle time of 6.4 microseconds. It is organized as two banks of 16K words each, with odd addresses in one bank and even addresses in the other. The two banks are phased 3.2 microseconds apart, so average effective memory access time was 4.8 microseconds. The computer executes about 100,000 operations per second.

Each 48-bit word contains two 24-bit instructions. The instruction format is 6-3-15: six bits for the operation code, three bits for a "designator" (index register for memory access instructions, condition for jump (branch) instructions) and fifteen bits for a memory address (or shift count, for shift instructions).

The CPU contains a 48-bit accumulator (A), a 48-bit Auxiliary Arithmetic register (Q), a 15-bit program counter (P), and six 15-bit index registers (1-6). The Q register was usually used in conjunction with A for forming a double-length register AQ or QA, participating with A in multiplication, division and logical product (masking) operations, and temporary storage of A's contents while using A for another operation.

See all
User Avatar
No comments yet.