Hubbry Logo
List of Intel processorsList of Intel processorsMain
Open search
List of Intel processors
Community hub
List of Intel processors
logo
8 pages, 0 posts
0 subscribers
Be the first to start a discussion here.
Be the first to start a discussion here.
List of Intel processors
List of Intel processors
from Wikipedia

Intel Haswell Core i7-4771 CPU, sitting atop its original packaging that contains an OEM fan-cooled heatsink

This generational list of Intel processors attempts to present all of Intel's processors from the 4-bit 4004 (1971) to the present high-end offerings. Concise technical data is given for each product.

Latest

[edit]

Core Ultra (Series 2)

[edit]

Released on October 24, 2024. It follows on from Meteor Lake which saw Intel move from monolithic silicon to a disaggregated MCM design. Meteor Lake was limited to a mobile release while Arrow Lake includes desktop processors and mobile processors.

Desktop - Core Ultra 200S Series (codenamed "Arrow Lake")

[edit]

Socket LGA 1851

Branding SKU Cores
(threads)
Clock rate (GHz) Arc Graphics NPU
(TOPS)
Cache Power Released Price
(USD)
Base Turbo
P E P E P E Xe Cores
(VE:RT)
Clock
(GHz)
L2 L3 Base Turbo
Core Ultra 9 285K 8 (8) 16 (16) 3.7 3.2 5.7 4.6 4 (64:4) 2.0 36 40 MB 36 MB 125 W 250 W Oct 24, 2024 $589
285 2.5 1.9 5.4 65 W 182 W Jan 6, 2025 $549
285T 1.4 1.2 5.3 35 35 W 112 W
Core Ultra 7 265K 12 (12) 3.9 3.3 5.5 33 36 MB 30 MB 125 W 250 W Oct 24, 2024 $394
265KF 25 $379
265 2.4 1.8 5.2 4 (64:4) 1.95 33 65 W 182 W Jan 6, 2025 $384
265F 25 $369
265T 1.5 1.2 4 (64:4) 1.95 33 35 W 112 W $384
Core Ultra 5 245K 6 (6) 8 (8) 4.2 3.6 4 (64:4) 1.9 30 26 MB 24 MB 125 W 159 W Oct 24, 2024 $309
245KF 22 $294
245 3.5 3.0 5.1 4.5 4 (64:4) 1.9 29 65 W 121 W Jan 6, 2025 $270
245T 2.2 1.7 35 W 114 W
235 3.4 2.9 5.0 4.4 3 (48:3) 2.0 27 65 W 121 W $247
235T 2.2 1.6 35 W 114 W
225 4 (4) 3.3 2.7 4.9 2 (32:2) 1.8 23 22 MB 20 MB 65 W 121 W $236
225F 19 $221

Mobile - Arrow Lake-U

[edit]

Arrow Lake-U uses refreshed Meteor Lake silicon fabricated on the Intel 3 node.

Branding SKU Cores
(threads)
Clock rate (GHz) Arc Graphics NPU
(TOPS)
Cache Power Released Price
(USD)
Base Turbo
P E LP-E P E LP-E P E LP-E Xe Cores
(VE:RT)
Clock
(GHz)
L2 L3 Base Turbo
Core Ultra 7 265U 2 (4) 8 (8) 2 (2) 2.1 1.7 0.7 5.3 4.2 2.4 4 (64:4) 2.1 12 14 MB 12 MB 15 W 57 W Jan 6, 2025 $448
255U 2.0 5.2 $490
Core Ultra 5 235U 1.5 4.9 4.1 2.05 $332
225U 1.5 1.8 4.8 3.8 2.0 $363

Mobile - Arrow Lake-H

[edit]
Branding SKU Cores
(threads)
Clock rate (GHz) Arc Graphics NPU
(TOPS)
Cache Power Released Price
(USD)
Base Turbo
P E LP-E P E LP-E P E LP-E Xe Cores
(VE:RT)
Clock
(GHz)
L2 L3 Base Turbo
Core Ultra 9 285H 6 (6) 8 (8) 2 (2) 2.9 2.7 1.0 5.4 4.5 2.5 8 (128:8) 2.35 13 26 MB 24 MB 45 W 115 W Jan 6, 2025 $651
Core Ultra 7 265H 2.2 1.7 0.7 5.3 2.3 28 W $471
255H 2.0 1.5 5.1 4.4 2.25 $514
Core Ultra 5 235H 4 (4) 2.4 1.8 5 20 MB 18 MB $354
225H 1.7 1.3 4.9 4.3 7 (112:7) 2.2 $385
Branding SKU Cores
(threads)
Clock rate (GHz) Arc Graphics NPU
(TOPS)
Cache Power Released Price
(USD)
Base Turbo
P E P E P E Xe Cores
(VE:RT)
Clock
(GHz)
L2 L3 Base Turbo
Core Ultra 9 285HX 8 (8) 16 (16) 2.8 2.1 5.5 4.6 4 (64:4) 2.0 13 40 MB 36 MB 55 W 160 W Jan 6, 2025 $612
275HX 2.7 5.4 1.9 $680
Core Ultra 7 265HX 12 (12) 2.6 2.3 5.3 36 MB 30 MB $450
255HX 2.4 1.8 5.2 1.85 $507
Core Ultra 5 245HX 6 (6) 8 (8) 3.1 2.6 5.1 4.5 3 (48:3) 1.9 26 MB 24 MB $306
235HX 2.9 1.8 $349

13th and 14th generation Core

[edit]

Desktop - Raptor Lake-S Refresh (codenamed "Raptor Lake") (14th Gen)

[edit]

An iterative refresh of Raptor Lake-S desktop processors, called the 14th generation of Intel Core, was launched on October 17, 2023.[1][2]

Socket LGA 1700

CPUs in bold below feature ECC memory support when paired with a motherboard based on the W680 chipset according to each respective Intel Ark product page.

Processor
branding
Model Cores
(threads)
Clock rate (GHz) GPU Smart
cache
TDP Price
(USD)[a]
Base Turbo Boost Model Max. freq.
(GHz)
2.0 3.0 TVB
P E P E P E P P Base Turbo
Core i9 14900KS 8 (16) 16 (16) 3.2 2.4 5.9 4.5 6.2 6.2 UHD 770 1.65 36 MB 150 W 253 W $689
14900K 5.6 4.4 5.8 6 125 W $589
14900KF - $564
14900 2.0 1.5 5.4 4.3 5.6 5.8 UHD 770 1.65 65 W 219 W $549
14900F - $524
14900T 1.1 0.8 5.1 4.0 5.5 UHD 770 1.65 35 W 106 W $549
Core i7 14790F 8 (8) 2.1 1.5 5.3 4.2 5.4 65 W 219 W China only
14700K 12 (12) 3.4 2.5 5.5 4.3 5.6 UHD 770 1.6 33 MB 125 W 253 W $409
14700KF $384
14700 2.1 1.5 5.3 4.2 5.4 UHD 770 1.6 65 W 219 W
14700F $359
14700T 1.3 0.9 5.0 3.7 5.2 UHD 770 1.6 35 W 106 W $384
Core i5 14600K 6 (12) 8 (8) 3.5 2.6 5.3 4.0 1.55 24 MB 125 W 181 W $319
14600KF $294
14600 2.7 2.0 5.2 3.9 UHD 770 1.55 65 W 154 W $255
14600T 1.8 1.3 5.1 3.6 35 W 92 W
14500 2.6 1.9 5.0 3.7 65 W 154 W $232
14500T 1.7 1.2 4.8 3.4 35 W 92 W
14490F 4 (4) 2.8 2.1 4.9 3.7 65 W 148 W China only
14400 2.5 1.8 4.7 3.5 UHD 730 1.55 20 MB $221
14400F $196
14400T 1.5 1.1 4.5 3.2 UHD 730 1.55 35 W 82 W $221
Core i3 14100 4 (8) 3.5 4.7 1.5 12 MB 60 W 110 W $134
14100F 58 W $109
14100T 2.7 4.4 UHD 730 1.5 35 W 69 W $134
Intel

Processor

300 2 (4) 3.9 UHD 710 1.45 6 MB 46 W $82
300T 3.4 35 W

Mobile - Raptor Lake-HX Refresh (codenamed "Raptor Lake") (14th Gen)

[edit]

An iterative refresh of Raptor Lake-HX mobile processors, called the 14th generation of Intel Core, was launched on Jan 9, 2024 [3]

Processor
branding
Model Cores
(threads)
Base clock (GHz) Turbo Boost (GHz) UHD Graphics Smart
cache
TDP Price
(USD)[a]
P E P E P E EUs Boost clock
(GHz)
Base (cTDP) Turbo
Core i9 14900HX 8 (16) 16 (16) 2.2 1.6 5.8 4.1 32 1.65 36 MB 55 W (45 W) 157 W $679
Core i7 14700HX 12 (12) 2.1 1.5 5.5 3.9 1.6 33 MB $495
14650HX 8 (8) 2.2 1.6 5.2 3.7 16 30 MB
Core i5 14500HX 6 (12) 2.6 1.9 4.9 3.5 32 1.55 24 MB $337
14450HX 4 (4) 2.4 1.8 4.8 16 1.5 20 MB

Mobile - Meteor Lake-H (14th gen)

[edit]

155H, 165H, and 185H support P-core Turbo Boost 3.0 running at the same frequency as Turbo Boost 2.0.

Processor
branding
Model Cores (threads) Base clock rate
(GHz)
Turbo Boost
(GHz)
Arc graphics Smart
cache
TDP Release date Price
(USD)[a]
P E LP-E P E LP-E P E LP-E Xe-cores
(XVEs)
Max. freq.
(GHz)
Base cTDP Turbo
Core Ultra 9 185H 6 (12) 8 (8) 2 (2) 2.3 1.8 1.0 5.1 3.8 2.5 8 (128) 2.35 24 MB 45 W 35–65 W 115 W Q4'23 $640
Core Ultra 7 165H 1.4 0.9 0.7 5.0 2.3 28 W 20–65 W Q4'23 $460
155H 4.8 2.25 Q4'23 $503
Core Ultra 5 135H 4 (8) 1.7 1.2 4.6 3.6 2.2 18 MB Q4'23 $342
125H 1.2 0.7 4.5 7 (112) Q4'23 $375
  1. ^ a b c Price is Recommended Customer Price (RCP) at launch. RCP is the trade price that processors are sold by Intel to retailers and OEMs. Actual MSRP for consumers is higher

Mobile - Meteor Lake-U (14th gen)

[edit]

The integrated GPU is branded as "Intel Graphics" but still use the same GPU microarchitecture as "Intel Arc Graphics" on the H series models.

All models support DDR5 memory except 134U and 164U.

Processor
branding
Model Cores (threads) Base clock rate
(GHz)
Turbo Boost
(GHz)
Intel Graphics Smart
cache
TDP Release date Price
(USD)[a]
P E LP-E P E LP-E P E LP-E Xe-cores
(XVEs)
Max. freq.
(GHz)
Base cTDP Turbo
Low power (MTL-U15)
Core Ultra 7 165U 2 (4) 8 (8) 2 (2) 1.7 1.2 0.7 4.9 3.8 2.1 4 (64) 2.0 12 MB 15 W 12–28 W 57 W Q4'23 $448
155U 4.8 1.95 Q4'23 $490
Core Ultra 5 135U 1.6 1.1 4.4 3.6 1.9 Q4'23 $332
125U 1.3 0.8 4.3 1.85 Q4'23 $363
115U 4 (4) 1.5 1.0 4.2 3.5 3 (48) 1.8 10 MB Q4'23 unspecified
Ultra low power (MTL-U9)
Core Ultra 7 164U 2 (4) 8 (8) 2 (2) 1.1 0.7 0.4 4.8 3.8 2.1 4 (64) 1.8 12 MB 9 W 9–15 W 30 W Q4'23 $448
Core Ultra 5 134U 0.7 0.5 4.4 3.6 1.75 Q4'23 $332
  1. ^ Price is Recommended Customer Price (RCP) at launch. RCP is the trade price that processors are sold by Intel to retailers and OEMs. Actual MSRP for consumers is higher

Desktop (codenamed "Raptor Lake") (13th Gen)

[edit]
Processor
family
Model Cores Clock rate (GHz) Integrated
graphics
Cache TDP (W) Price
(USD)
Socket Launch
Base Turbo 2.0
Max. Turbo
Turbo max. 3.0
GPU Clock
rate, max.
EUs L2 cache Smart
cache
Base Turbo
P E P E P E
Core i9 13900KS 8 16 32 3.2 2.4 5.4 4.3 6.0 5.8 1.65 GHz 32 32 MB 36 MB 150 253 $700 LGA 1700 Q1 2023
13900K 3.0 2.2 5.4 4.3 5.8 5.7 125 $589 Q4 2022
13900KF $564
13900 2.0 1.5 5.2 4.2 5.6 5.5 UHD 770 1.65 GHz 32 65 219 $549 Q1 2023
13900F $524
13900T 1.1 0.8 5.1 3.9 5.3 UHD 770 1.65 GHz 32 35 106 $549
Core i7 13700K 8 24 3.4 2.5 5.3 4.2 5.4 1.6 GHz 24 MB 30 MB 125 253 $409 Q4 2022
13700KF $384
13790F 2.1 1.5 5.1 4.1 5.2 33 MB 65 219 China only Q1 2023
13700 UHD 770 1.6 GHz 32 30 MB $384
13700F $359
13700T 1.4 1.0 4.8 3.6 4.9 UHD 770 1.6 GHz 32 35 106 $384
Core i5 13600K 6 20 3.5 2.6 5.1 3.9 5.1 UHD 770 1.5 GHz 32 20 MB 24 MB 125 181 $319 Q4 2022
13600KF $294
13600 2.7 2.0 5.0 3.7 5.0 UHD 770 1.55 GHz 32 11.5 MB 65 154 $255 Q1 2023
13600T 1.8 1.3 4.8 3.4 4.8 35 92 $255
13500 2.5 1.8 3.5 65 154 $232
13500T 1.6 1.2 4.6 3.2 4.6 35 92
13400 4 16 2.5 1.8 3.3 UHD 730 1.55 GHz 24 9.5 MB 20 MB 65 154 $221
13400F 148 $196
13400T 1.3 1.0 4.4 3.0 4.4 UHD 730 1.55 GHz 24 35 82 $221
13420H 4 4 12 2.1 2.1 4.6 4.7 - 1.5 GHz 12 MB - 45 95 $342 FCBGA1744
Core i3 13100 4 8 3.4 4.5 4.5 5 MB 12 MB 60 89 $134 LGA 1700
13100F 58 89 $109
13100T 2.5 4.2 4.2 UHD 730 1.5 GHz 24 35 69 $134

Mobile (codenamed "Raptor Lake") (13th Gen)

[edit]
Processor

family

Model Cores
Threads
Clock rate (GHz) Cache (MB) IGP TDP (W) Socket Release
P E Base Turbo L2 L3 GPU
Clock rate max.
(MHz)
EUs Base Turbo
P E P E
Core i9 13980HX 8 16 32 2.2 1.6 5.6 4.0 14 36 UHD 1650 32 55 157 FCBGA1964 Q1 2023
13950HX 5.5
13900HX 5.4 3.9 Iris Xe
13900HK 6 8 20 2.6 1.9 5.4 4.1 24 1500 96 45 115 FCBGA1744
13900H
Core i7 13850HX 8 12 28 2.1 1.5 5.3 3.8 14 30 UHD 1600 32 55 157 FCBGA1964
13700HX 8 24 5.0 3.6 1550
13650HX 6 8 20 2.6 1.9 4.9 11.5 24 16
13800H 2.5 1.8 5.2 4.0 Iris Xe 1500 96 45 115 FCBGA1744
13700H 2.4 5.0 3.7
13620H 4 16 4.9 3.6 9.5 UHD 64
1370P 6 8 20 1.9 1.4 5.2 3.9 11.5 24 Iris Xe 96 28 64
1360P 4 16 2.2 1.6 5.0 3.7 9 18
1365U 2 12 1.8 1.3 5.2 3.9 6.5 12 1300 15 55
1355U 1.7 1.2 5.0 3.7
Core i5 13600HX 6 8 20 2.5 1.8 4.7 3.6 9 24 UHD 1500 32 55 157 FCBGA1964
13500HX 2.4 4.6 3.5 7 16
13450HX 4 16 2.7 2.0 4.5 3.4 9 20 Iris Xe 1450
13600H 4 8 16 2.8 2.1 4.8 3.6 18 1500 80 45 95 FCBGA1744
13500H 2.6 1.9 4.7 3.5 7 1450
13420H 4 12 2.1 1.5 4.6 3.4 9 12 UHD 1400 48
1350P 8 16 1.9 1.4 4.7 3.5 Iris Xe 1500 80 28 64
1340P 4.6 3.4 1450
1345U 2 8 12 1.6 1.2 4.7 3.5 6.5 1250 15 55
1335U 1.3 0.9 4.6 3.4
1334U 1.3 0.9
Core i3 1315U 4 8 1.2 0.9 4.5 3.3 10 UHD 64
1305U 1 6 1.6 1.2 4.5 4.5
Intel Processor U300 1.2 4.4 8
Smart Cache
1100 48
U300E 1.1 1.1 4.3 3.2

Raptor Lake-U Refresh

[edit]

These Raptor Lake-based processors are branded as "Core Series 1" vs. the Meteor Lake-based ones which are branded "Core Ultra Series 1."

Processor

branding

Model Cores

(threads)

Base clock

(GHz)

Turbo Boost

(GHz)

Intel Graphics Smart

cache

TDP Socket Release date Price

(USD)[a]

P E P E P E EUs Boost clock

(GHz)

Base

(cTDP)

Turbo
Core 7 150U 2 (4) 8 (8) 1.8 1.2 5.4 4.0 96 1.3 12 MB 15 W

(12 W)

55 W Q1'24
Core 5 120U 1.4 0.9 5.0 3.8 80 1.25 Q1'24 $340
Core 3 100U

(with IPU)

4 (4) 1.2 4.7 3.3 64 10 MB Q1'24

Raptor Lake-U Re-refresh

[edit]

These Raptor Lake-based processors are branded as "Core Series 2", Unlike Arrow Lake's "Core Ultra Series 2".

Processor

branding

Model Cores

(threads)

Base clock

(GHz)

Turbo Boost

(GHz)

Intel Graphics Smart

cache

TDP Socket Release date Price

(USD)[a]

P E P E P E EUs Boost clock

(GHz)

Base

(cTDP)

Turbo
Core 7 250U 2 (4) 8 (8) 1.8 1.2 5.4 4.0 96 1.3 12 MB 15 W

(12 W)

55 W Q1'25 $426
Core 5 220U 1.4 0.9 5.0 3.8 80 Q1'25 $309

Raptor Lake-H Re-refresh

[edit]
Processor

branding

Model Cores

(threads)

Base clock

(GHz)

Turbo Boost

(GHz)

UHD/Iris Xe Graphics Smart

cache

TDP Socket Release date Price

(USD)[a]

P E P E P E EUs Boost clock

(GHz)

Base

(cTDP)

Turbo
Core 9 270H 6 (12) 8 (8) 2.7 2.0 5.8 4.1 96 1.55 24 MB 45 W

(35 W)

115 W Q1'25 $697
Core 7 250H 2.5 1.8 5.4 4.0 Q1'25 $502
240H 4 (4) 5.2 64 Q1'25
Core 5 220H 4 (8) 8 (8) 2.7 2.0 4.9 3.7 80 1.5 18 MB 95 W Q1'25 $342
210H 4 (4) 2.2 1.6 4.8 3.6 48 1.4 12 MB Q1'25

12th generation Core

[edit]

Desktop (codenamed "Alder Lake")

[edit]
Processor
family
Model Cores Clock rate (GHz) Integrated graphics Cache TDP (W) Price
(USD)
Socket Launch
Base Turbo 2.0
Max. Turbo
Turbo max. 3.0
GPU Clock rate, max. EUs L2 cache Smart
cache
Base Turbo
P E P E P E
Core i9 12900K 8 8 24 3.2 2.4 5.1 3.9 5.2 UHD 770 1.55 GHz 32 14 MB 30 MB 125 241 $ 589 LGA 1700 Q4 2021
12900KF $ 569
12900KS 3.4 2.5 5.2 4.0 5.5 5.3 UHD 770 1.55 GHz 32 150 241 $ 739 Q1 2022
12900 2.4 1.8 5.0 3.8 5.0 5.1 65 202 $ 489
12900F $ 464
12900T 1.4 1.0 4.8 3.6 4.9 UHD 770 1.55 GHz 32 35 106 $ 489
Core i7 12700K 4 20 3.6 2.7 4.9 3.8 5.0 1.5 GHz 12 MB 25 MB 125 190 $ 409 Q4 2021
12700KF $ 384
12700 2.1 1.6 4.8 3.6 4.9 UHD 770 1.5 GHz 32 65 180 $ 339 Q1 2022
12700F $ 314
12700T 1.4 1.0 4.6 3.4 4.7 UHD 770 1.5 GHz 32 35 95 $ 339
Core i5 12600K 6 16 3.7 2.8 4.9 3.6 4.9 1.45 GHz 9.5 MB 20 MB 125 150 $ 289 Q4 2021
12600KF $ 264
12600 12 3.3 4.8 4.8 UHD 770 1.45 GHz 32 7.5 MB 18 MB 65 117 $ 223 Q1 2022
12600T 2.1 4.6 4.6 35 74
12500 3.0 65 117 $ 202
12500T 2.0 4.4 4.4 35 74
12400 2.5 UHD 730 1.45 GHz 24 65 117 $ 192
12400F $ 167
12400T 1.8 4.2 4.2 UHD 730 1.45 GHz 24 35 74 $ 192
Core i3 12300 4 8 3.5 4.4 5 MB 12 MB 60 89 $ 143
12300T 2.3 4.2 35 69
12100 3.3 4.3 60 89 $ 122
12100F $ 97
12100T 2.2 4.1 UHD 730 1.45 GHz 24 35 69 $ 122
Pentium G7400 2 4 3.7 UHD 710 1.35 GHz 16 2.5 MB 6 MB 46 $ 64
G7400T 3.1 35
Celeron G6900 2 3.4 1.3 GHz 4 MB 46 $ 42
G6900T 2.8 35

Mobile (codenamed "Alder Lake")

[edit]
Processor

family

Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Socket Release
P E Base Turbo L2 L3 GPU Clock rate, Max (MHz) EUs Base Turbo
P E P E
Core i9 12950HX 8 8 24 2.3 1.7 5.0 3.6 14 30 UHD 1550 32 55 157 FCBGA1964 Q2 2022
12900HX
12900HK 6 20 2.5 1.8 3.8 11.5 24 Iris Xe 1450 96 45 115 FCBGA1744 Q1 2022
12900H
Core i7 12850HX 8 24 2.1 1.5 4.8 3.4 14 25 UHD 32 55 157 FCBGA1964 Q2 2022
12800HX 2.0
12650HX 6 20 4.7 3.3 11.5 24
12800H 2.4 1.8 4.8 3.7 Iris Xe 1400 96 45 115 FCBGA1744 Q1 2022
12700H 2.3 1.7 4.7 3.5
12650H 4 16 9.5 UHD 64
1280P 8 20 1.8 1.3 4.8 3.6 11.5 Iris Xe 1450 96 28 64
1270P 4 16 2.2 1.6 3.5 9 18 1400
1260P 4 16 2.1 1.5 4.7 3.4
1265U 2 12 1.8 1.3 4.8 3.6 6.5 12 1250 15 55
1255U 1.7 1.2 4.7 3.5
1260U 1.1 0.8 4.7 3.5 950 9 29
1250U
Core i5 12600HX 4 8 16 2.5 1.8 4.6 3.3 9 18 UHD 1350 32 55 157 FCBGA1964 Q2 2022
12450HX 4 12 2.4 4.4 3.1 7 12 1300 16
12600H 8 16 2.7 2.0 4.5 3.3 9 18 Iris Xe 1400 80 45 95 FCBGA1744 Q1 2022
12500H 2.5 1.8 1300
12450H 4 12 2.0 1.5 4.4 7 12 UHD 1200 48
1250P 8 16 1.7 1.2 9 Iris Xe 1400 80 28 64
1240P 1300
1245U 2 12 1.6 6.5 1200 15 55
1235U 1.3 0.9
1240U 1.1 0.8 900 9 29
1230U 1.0 0.7 850 FCBGA1781
Core i3 1220P 1.5 1.1 UHD 1100 64 28 64 FCBGA1744
1215U 4 8 1.2 0.9 4.5 10 15 55
1210U 1.0 0.7 850 9 29
Pentium 8505 1 6 1.2 0.9 3.25 8 1100 48 15 55 FCBGA1744
8500 1.0 0.7 800 9 29 FCBGA1781
Celeron 7305 1* 5 1.1 0.9 1100 15 55 FCBGA1744
7300 1.0 0.7 800 9 29 FCBGA1781

11th generation Core

[edit]

Desktop (codenamed "Rocket Lake")

[edit]
Processor
family
Model Cores
(threads)
Clock rate IGPU Smart
cache
TDP Price
(USD)
Socket Launch
Base All-core
turbo
Turbo
boost 2.0
Turbo boost
max. 3.0
GPU Clock rate, max. EUs
Core i9 11900K 8 (16) 3.5 GHz 4.8 GHz 5.1 GHz 5.2 GHz UHD 750 1.3 GHz 32 EUs 16 MB 125 W $ 539 LGA 1200 Q1 2021
11900KF - $ 513
11900 2.5 GHz 4.7 GHz 5.0 GHz 5.1 GHz UHD 750 1.3 GHz 32 EUs 65 W $ 439
11900F - $ 422
11900T 1.5 GHz 3.7 GHz 4.8 GHz 4.9 GHz UHD 750 1.3 GHz 32 EUs 35 W $ 439
Core i7 11700K 3.6 GHz 4.6 GHz 4.9 GHz 5.0 GHz 125W $ 399
11700KF - $ 374
11700 2.5 GHz 4.4 GHz 4.8 GHz 4.9 GHz UHD 750 1.3 GHz 32 EUs 65W $ 323
11700F - $ 298
11700T 1.4 GHz 3.6 GHz 4.5 GHz 4.6 GHz UHD 750 1.3 GHz 32 EUs 35 W $ 323
Core i5 11600K 6 (12) 3.9 GHz 4.6 GHz 4.9 GHz N/A 12 MB 125 W $ 262
11600KF - $ 237
11600 2.8 GHz 4.3 GHz 4.8 GHz UHD 750 1.3 GHz 32 EUs 65 W $ 213
11600T 1.7 GHz 3.5 GHz 4.1 GHz 35 W
11500 2.7 GHz 4.2 GHz 4.6 GHz 65 W $ 192
11500T 1.5 GHz 3.4 GHz 3.9 GHz 1.2 GHz 35 W
11400 2.6 GHz 4.2 GHz 4.4 GHz UHD 730 1.3 GHz 24 EUs 65 W $ 182
11400F - $ 157
11400T 1.3 GHz 3.3 GHz 3.7 GHz UHD 730 1.2 GHz 24 EUs 35 W $ 182

Mobile (codenamed "Tiger Lake")

[edit]
Processor

family

Model Cores

(threads)

Clock rate IGPU Smart

cache

TDP Socket Launch
Base Max

Turbo

GPU Clock rate, max. EUs
Xeon W-11955M 8 (16) 2.6 GHz 5.0 GHz UHD Graphics

for 11th Gen

Processors

1.45 GHz 32 EUs 24 MB 45 W FCBGA1787 Q2 2021
W-11865MRE 2.1 GHz 4.7 GHz 1.35 GHz 35 W Q3 2021
W-11865MLE 1.5 GHz 4.5 GHz 25 W
W-11855M 6 (12) 2.6 GHz 4.9 GHz 1.45 GHz 18 MB 35 W Q2 2021
W-11555MRE 2.1 GHz 4.5 GHz 1.35 GHz 12 MB Q3 2021
W-11555MLE 1.9 GHz 4.4 GHz 25 W
W-11155MRE 4 (8) 1.25 GHz 16 EUs 8 MB 35 W
W-11155MLE 1.8 GHz 3.1 GHz 25 W
Core i9 11980HK 8 (16) 2.6 GHz 5.0 GHz 1.45 GHz 32 EUs 24 MB 45 W Q2 2021
11950H
11900H 2.1 GHz 4.9 GHz 35 W
Core i7 11850HE 4.7 GHz 1.35 GHz
11850H 4.8 GHz 1.45 GHz Q2 2021
11800H 1.9 GHz 4.6 GHz
11850H 2.1 GHz 4.8 GHz
11600H 6 (12) 2.5 GHz 4.6 GHz Q3 2021
11390H 4 (8) 3.4 GHz 5.0 GHz 1.40 GHz 96 EUs 12 MB 28 W FCBGA1449 Q2 2021
11375H 3.0 GHz 1.35 GHz Q1 2021
11370H w/ IPU 4.8 GHz
11370H w/ IPU Q2 2021
11375H w/ IPU 5.0 GHz
1195G7 1.3 GHz 1.40 GHz 15 W
1195G7 w/ IPU
1185GRE 1.8 GHz 4.4 GHz 1.35 GHz Q3 2020
1185G7E
1165G7 1.2 GHz 4.7 GHz 1.30 GHz
1185G7 w/ IPU 4.8 GHz 1.35 GHz
1165G7 w/ IPU 4.6 GHz 1.30 GHz
1180G7 w/ IPU 0.9 GHz 1.10 GHz 7 W FCBGA1598 Q1 2021
1160G7 w/ IPU 4.4 GHz Q3 2020
Core i5 11500H 6 (12) 2.4 GHz 4.6 GHz 1.45 GHz 32 EUs 35 W FCBGA1787 Q2 2021
11500HE 2.1 GHz 4.5 GHz 1.35 GHz Q3 2021
11400H 2.5 GHz 1.45 GHz 16 EUs Q2 2021
11260H 2.1 GHz 4.4 GHz 1.40 GHz
11320H w/ IPU 4 (8) 2.5 GHz 4.5 GHz 1.35 GHz 96 EUs 28 W FCBGA1449
11300H w/ IPU 2.6 GHz 4.4 GHz 1.30 GHz 80 EUs 8 MB Q1 2021
1155G7 1.0 GHz 4.5 GHz 1.35 GHz 15 W Q2 2021
1145G7 w/ IPU 1.1 GHz 4.4 GHz 1.30 GHz Q1 2021
1145G7E w/ IPU 1.5 GHz 4.1 GHz Q3 2020
1145G7E
1135G7 0.9 GHz 4.2 GHz
1130G7 w/ IPU 0.8 GHz 4.0 GHz 1.10 GHz FCBGA1598
1140G7 w/ IPU 4.2 GHz 7 W Q1 2021
Core i3 11100HE 1.9 GHz 4.4 GHz 1.25 GHz 16 EUs 35 W FCBGA1787 Q3 2021
1125G4 0.9 GHz 3.7 GHz 48 EUs 15 W FCBGA1449 Q1 2021
1125G4 w/ IPU
1120G4 w/ IPU 0.8 GHz 3.5 GHz 1.10 GHz 7 W FCBGA1598
1115GRE 2 (4) 1.7 GHz 3.9 GHz 1.25 GHz 6 MB 15 W FCBGA1449 Q3 2020
1115G4E
1115G4 4.1 GHz
1115G4 w/ IPU
1110G4 w/ IPU 3.9 GHz 1.10 GHz 7 W FCBGA1598
Pentium Gold 7505 w/ IPU 2.0 GHz 1.25 GHz 4 MB 7 W FCBGA1449 Q4 2020
Celeron 6600HE 2 (2) 2.6 GHz N/A 1.10 GHz 16 EUs 8 MB 35 W FCBGA1787 Q3 2021
6305 w/ IPU 1.8 GHz 1.25 GHz 48 EUs 4 MB 15 W FCBGA1449 Q4 2020
6305E UHD

10th generation Core

[edit]

Desktop (codenamed "Comet Lake")

[edit]
Processor
family
Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Code­name Socket Release
Base Max. turbo L1 L2 L3 processor Clock rate (MHz)
Base Max. dynamic
Core i9 10910 10 20 3.60 5.00 20 UHD 630 350 1200 125 Comet Lake LGA 1200 Q3 2020
10900K 3.70 5.30 Q2 2020
10900KF
10900 2.80 5.20 UHD 630 350 1200 65
10900E 4.70
10900F 5.20
10900T 1.90 4.60 UHD 630 350 1200 35
10850K 3.60 5.20 125
Core i7 10700K 8 16 3.80 5.10 16
10700KF 5.10
10700 2.90 4.80 UHD 630 350 1200 65
10700E 4.50 1150
10700F 4.80
10700T 2.00 4.50 UHD 630 350 1200 35
10700TE 4.40 1150
Core i5 10600K 6 12 4.10 4.80 12 1200 125
10600KF
10600 3.30 UHD 630 350 1200 65
10600T 2.40 4.00 35
10505 3.20 4.60 65 Q1 2021
10500 3.10 4.50 1150 65 Q2 2020
10500E 4.20
10500T 2.30 3.80 35
10500TE 3.70
10400 2.90 4.30 360 1100 65
10400F
10400T 2.30 3.60 UHD 630 350 1200 35
Core i3 10320 4 8 3.80 4.60 8 1150 65
10300 3.70 4.40
10300T 3.00 3.90 1100 35
10100 3.60 4.30 6 65
10100E 3.20 3.80
10100F 3.60 4.30
10100T 3.00 3.80 UHD 630 350 1100 35
10100TE 2.30 3.60

Mobile (codenamed "Comet Lake", "Ice Lake", and "Amber Lake")

[edit]
Processor
family
Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Code­name Socket Release
Base Max. turbo L1 L2 L3 Processor Clock rate (MHz)
Base Max. dynamic
Core i7 1065G7 4 8 1.30 3.90 8 Iris Plus 300 1100 15 Ice Lake BGA 1526 Q3 2019
1060G7 1.00 3.80 8 9 BGA 1377
10750H 6 12 2.60 5.00 0.375 1.5 12 UHD 350 1150 45 Comet Lake BGA 1440 Q1 2020
10710U 1.10 4.70 12 300 15 BGA 1528 Q3 2019
10610U 4 8 1.80 4.90 8 15 BGA 1528 Q2 2020
10510U 1.80 4.90 8 BGA 1528 Q3 2019
10510Y 1.20 4.50 8 7 Amber Lake Y BGA 1377
Core i5 10500H 6 12 2.50 4.50 12 350 1050 45 Comet Lake BGA 1440 Q4 2020
10210U 4 8 1.60 4.20 6 UHD 620 300 1100 15 BGA 1528 Q3 2019
Core i3 10110Y 2 4 1.00 4.00 0.125 0.5 4 UHD 615 1000 7 Amber Lake Y BGA 1377
1005G1 2 4 1.20 3.40 0.128 0.512 4 UHD G1 300 900 15 Ice Lake BGA 1526

9th generation Core

[edit]

Desktop (codenamed "Coffee Lake Refresh")

[edit]
Processor
family
Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Code­name Socket Release
Base Max. turbo L1 L2 L3 processor Clock rate (MHz)
Base Max. dynamic
Core i9 9900KS 8 16 4.00 5.00 16 UHD 630 350 1200 127 Coffee Lake LGA 1151 Q4 2019
9900K 8 16 3.60 5.00 16 UHD 630 350 1200 95 Q4 2018
9900 8 16 3.10 5.00 16 UHD 630 350 1200 65 Q2 2019
9900T 8 16 2.10 4.40 16 UHD 630 350 1200 35 Q2 2019
Core i7 9700K 8 8 3.60 4.90 12 UHD 630 350 1200 95 Q4 2018
9700 8 8 3.00 4.70 12 UHD 630 350 1200 65 Q2 2019
9700T 8 8 2.00 4.30 12 UHD 630 350 1200 35 Q2 2019
9700TE 8 8 1.80 3.80 12 UHD 630 350 1150 35 Q2 2019
Core i5 9600K 6 6 3.70 4.60 9 UHD 630 350 1150 95 Q4 2018
9600KF 6 6 3.70 4.60 9 95 Q1 2019
9600 6 6 3.10 4.60 9 UHD 630 350 1150 65 Q2 2019
9600T 6 6 2.30 3.90 9 UHD 630 350 1150 35 Q2 2019
9500 6 6 3.00 4.40 9 UHD 630 350 1100 65 Q2 2019
9500E 6 6 3.00 4.20 9 UHD 630 350 1100 65 Q2 2019
9500F 6 6 3.00 4.40 9 65 Q2 2019
9500T 6 6 2.20 3.70 9 UHD 630 350 1100 35 Q2 2019
9500TE 6 6 2.20 3.60 9 UHD 630 350 1100 35 Q2 2019
9400 6 6 2.90 4.10 9 UHD 630 350 1050 65 Q2 2019
9400F 6 6 2.90 4.10 9 65 Q1 2019
9400T 6 6 1.80 3.40 9 UHD 630 350 1050 35 Q2 2019
Core i3 9350K 4 4 4.00 4.60 8 UHD 630 350 1150 91 Q1 2019
9350KF 4 4 4.00 4.60 8 91 Q1 2019
9320 4 4 3.70 4.40 8 UHD 630 350 1150 65 Q2 2019
9300 4 4 3.70 4.30 8 UHD 630 350 1150 65 Q2 2019
9300T 4 4 3.20 3.80 8 UHD 630 350 1100 35 Q2 2019
9100 4 4 3.60 4.20 6 UHD 630 350 1100 65 Q2 2019
9100E 4 4 3.10 3.70 6 UHD 630 350 1050 65 Q2 2019
9100F 4 4 3.60 4.20 6 65 Q2 2019
9100T 4 4 3.10 3.70 6 UHD 630 350 1100 35 Q2 2019
9100TE 4 4 2.20 3.20 6 UHD 630 350 1050 35 Q2 2019

8th generation Core

[edit]

Desktop (codenamed "Coffee Lake")

[edit]
Processor
family
Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Code­name Socket Release
Base Max. turbo L1 L2 L3 Processor Clock rate (MHz)
Base Max. dynamic
Core i7 8700K 6 12 3.70 4.70 12 UHD 630 350 1200 95 Coffee Lake LGA 1151 Q4 2017
8700 6 12 3.20 4.60 12 UHD 630 350 1200 65 Q4 2017
8086K 6 12 4.00 5.00 12 UHD 630 350 1200 95 Q2 2018
8700T[4] 6 12 2.40 4.00 - - 12 UHD 630 350 1200 35 Q2 2018
Core i5 8600K 6 6 3.60 4.30 9 UHD 630 350 1150 95 Q4 2017
8500 6 6 3.00 4.10 9 UHD 630 350 1100 65 Q2 2018
8400 6 6 2.80 4.00 9 UHD 630 350 1050 65 Q4 2017
8500T[5] 6 6 2.10 3.50 - - 9 UHD 630 350 1100 35 Q2 2018
Core i3 8350K 4 4 4.00 8 UHD 630 350 1150 91 Q4 2017
8100 4 4 3.60 6 UHD 630 350 1100 65 Q4 2017
8100T[6] 4 4 3.10 - - - 6 UHD 630 350 1100 35 Q2 2018

Mobile (codenamed "Coffee Lake", "Amber Lake" and "Whiskey Lake")

[edit]
Processor
family
Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Code­name Socket Release
base max turbo L1 L2 L3 Processor Clock rate (MHz)
Base Max. dynamic
Core m m3-8100Y 2 4 1.10 3.40 0.125 0.5 4 UHD 615 300 900 5 Amber Lake Y BGA 1515 Q3 2018
Core i9 8950HK 6 12 2.90 4.80 0.375 1.5 12 UHD 630 350 1200 45 Coffee Lake BGA 1440 Q2 2018
Core i7 8850H 6 12 2.60 4.30 0.375 1.5 9 UHD 630 350 1150 45 Coffee Lake BGA 1440 Q2 2018
8750H 6 12 2.20 4.10 0.375 1.5 9 UHD 630 350 1100 45 Coffee Lake BGA 1440 Q2 2018
8700B 6 12 3.20 4.60 0.375 1.5 12 UHD 630 350 1200 65 Coffee Lake BGA 1440 Q2 2018
8665U 4 8 1.90 4.80 0.25 1 8 UHD 620 300 1150 15 Whiskey Lake BGA 1528 Q2 2019
8650U 4 8 1.90 4.20 0.25 1 8 UHD 620 300 1150 15 Kaby Lake R BGA 1356 Q3 2017
8569U 4 8 2.80 4.70 8 Iris Plus 655 300 1200 28 Coffee Lake BGA 1528 Q2 2019
8565U 4 8 1.80 4.60 0.25 1 8 UHD 300 1150 15 Whiskey Lake BGA 1528 Q3 2018
8559U 4 8 2.70 4.50 0.25 1 8 Iris Plus 655 300 1200 28 Coffee Lake BGA 1528 Q2 2018
8557U 4 8 1.70 4.50 0.25 1 8 Iris Plus 645 300 1150 15 Coffee Lake BGA 1528 Q3 2019
8550U 4 8 1.80 4.00 0.25 1 8 UHD 620 300 1150 15 Kaby Lake R BGA 1356 Q3 2017
8500Y 2 4 1.50 4.20 0.125 0.5 4 UHD 615 300 1050 5 Amber Lake Y BGA 1515 Q1 2019
Core i5 8500B 6 6 3.00 4.10 0.375 1.5 9 UHD 630 350 1100 65 Coffee Lake BGA 1440 Q2 2018
8400H 4 8 2.50 4.20 0.25 1 8 UHD 630 350 1100 45 Coffee Lake BGA 1440 Q2 2018
8400B 6 6 2.80 4.00 0.375 1.5 9 UHD 630 350 1050 65 Coffee Lake BGA 1440 Q2 2018
8365U 4 8 1.60 4.10 0.25 1 6 UHD 300 1100 15 Whiskey Lake BGA 1528 Q2 2019
8350U 4 8 1.70 3.60 0.25 1 6 UHD 620 300 1100 15 Kaby Lake R BGA 1356 Q3 2017
8310Y 2 4 1.60 3.90 0.125 0.5 4 UHD 617 300 1050 7 Amber Lake Y BGA 1515 Q1 2019
8300H 4 8 2.30 4.00 0.25 1 8 UHD 630 350 1000 45 Coffee Lake BGA 1440 Q2 2018
8279U 4 8 2.40 4.10 0.25 1 6 Iris Plus 655 300 1150 28 Coffee Lake BGA 1440 Q2 2019
8269U 4 8 2.60 4.20 0.25 1 6 Iris Plus 655 300 1100 28 Coffee Lake BGA 1528 Q2 2018
8265U 4 8 1.60 3.90 0.25 1 6 UHD 300 1100 15 Whiskey Lake BGA 1528 Q3 2018
8260U 4 8 1.60 3.90 6 UHD 620 300 1100 15 Coffee Lake BGA 1528 Q4 2019
8259U 4 8 2.30 3.80 0.25 1 6 Iris Plus 655 300 1050 28 Coffee Lake BGA 1528 Q2 2018
8257U 4 8 1.40 3.90 0.25 1 6 Iris Plus 645 300 1050 15 Coffee Lake BGA 1528 Q3 2019
8250U 4 8 1.60 3.40 0.25 1 6 UHD 620 300 1100 15 Kaby Lake R BGA 1356 Q3 2017
8210Y 2 4 1.60 3.60 0.125 0.5 4 UHD 617 300 1050 7 Amber Lake Y BGA 1515 Q1 2019
8200Y 2 4 1.30 3.90 0.125 0.5 4 UHD 615 300 950 5 Amber Lake Y BGA 1515 Q3 2018
Core i3 8145U 2 4 2.10 3.90 0.125 0.5 4 UHD 300 1000 15 Whiskey Lake BGA 1528 Q3 2018
8140U 2 4 2.10 3.90 4 UHD 620 300 1000 15 Coffee Lake BGA 1528 Q4 2019
8130U 2 4 2.20 3.40 0.125 0.5 4 UHD 620 300 1000 15 Kaby Lake R BGA 1356 Q1 2018
8109U 2 4 3.00 3.60 0.125 0.5 4 Iris Plus 655 300 1050 28 Coffee Lake BGA 1528 Q2 2018
8100H 4 4 3.00 0.25 1 6 UHD 630 350 1000 45 Coffee Lake BGA 1440 Q3 2018
8100B 4 4 3.60 6 UHD 630 350 1050 65 Coffee Lake BGA 1440 Q3 2018

7th generation Core

[edit]

Desktop (codenamed "Kaby Lake" and "Skylake-X")

[edit]
Processor
family
Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Code­name Socket Release
Base Max. turbo L1 L2 L3 Processor Clock rate (MHz)
Base Max. dynamic
Core i9 7980XE 18 36 2.60 4.20 24.75 165 Skylake LGA 2066 Q3 2017[7]
7960X 16 32 2.80 4.20 22.00 165 Q3 2017[7]
7940X 14 28 3.10 4.30 19.25 165 Q3 2017[7]
7920X 12 24 2.90 4.30 16.50 140 Q3 2017
7900X 10 20 3.30 4.30 13.75 140 Q2 2017
Core i7 7820X 8 16 3.60 4.30 11.00 140 Q2 2017
7800X 6 12 3.50 4.00 8.25 140 Q2 2017
7740X 4 8 4.30 4.50 8 112 Kaby Lake Q1 2017
7700K 4 8 4.20 4.50 0.128 1.024 8 HD 630 350 1150 91 LGA 1151 Q1 2017
7700 4 8 3.60 4.20 8 HD 630 350 1150 65 Q1 2017
7700T 4 8 2.90 3.80 8 HD 630 350 1150 35 Q1 2017
Core i5 7640X 4 4 4.00 4.20 6 112 LGA 2066 Q1 2017
7600K 4 4 3.80 4.20 6 HD 630 350 1150 91 LGA 1151 Q1 2017
7600 4 4 3.50 4.10 6 HD 630 350 1150 65 Q1 2017
7600T 4 4 2.80 3.70 6 HD 630 350 1100 35 Q1 2017
7500 4 4 3.40 3.80 6 HD 630 350 1100 65 Q1 2017
7500T 4 4 2.70 3.30 6 HD 630 350 1100 35 Q1 2017
7400 4 4 3.00 3.50 6 HD 630 350 1000 65 Q1 2017
7400T 4 4 2.40 3.00 6 HD 630 350 1000 35 Q1 2017
Core i3 7350K 2 4 4.20 4 HD 630 350 1150 60 Q1 2017
7320 2 4 4.10 4 HD 630 350 1150 51 Q1 2017
7300 2 4 4.00 4 HD 630 350 1150 51 Q1 2017
7300T 2 4 3.50 4 HD 630 350 1100 35 Q1 2017
7100 2 4 3.90 3 HD 630 350 1100 51 Q1 2017
7100T 2 4 3.40 3 HD 630 350 1100 35 Q1 2017
7101E 2 4 3.90 3 HD 630 350 1100 54 Q1 2017
7101TE 2 4 3.40 3 HD 630 350 1100 35 Q1 2017
Pentium G4620 2 4 3.70 3 HD 630 350 1100 51 Q1 2017
G4600 2 4 3.60 3 HD 630 350 1100 51 Q1 2017
G4600T 2 4 3.00 3 HD 630 350 1050 35 Q1 2017
G4560 2 4 3.50 3 HD 610 350 1050 54 Q1 2017
G4560T 2 4 2.90 3 HD 610 350 1050 35 Q1 2017
Celeron G3950 2 2 3.00 2 HD 610 350 1050 51 Q1 2017
G3930 2 2 2.90 2 HD 610 350 1050 51 Q1 2017
G3930T 2 2 2.70 2 HD 610 350 1000 35 Q1 2017

Mobile (codenamed "Kaby Lake" and "Apollo Lake")

[edit]
Processor
family
Model Cores Threads Clock rate (GHz) Cache (MB) IGP TDP (W) Code­name Socket Release
Base Max. turbo L1 L2 L3 Processor Clock rate (MHz)
Base Max. dynamic
Core i7 7920HQ 4 8 3.10 4.10 0.25 1 8 HD 630 350 1100 45 Kaby Lake BGA 1440 Q1 2017
7820HQ 4 8 2.90 3.90 0.25 1 8 HD 630 350 1100 45 BGA 1440 Q1 2017
7820HK 4 8 2.90 3.90 0.25 1 8 HD 630 350 1100 45 BGA 1440 Q1 2017
7700HQ 4 8 2.80 3.80 0.25 1 6 HD 630 350 1100 45 BGA 1440 Q1 2017
7660U 2 4 2.50 4.00 0.125 0.5 4 Iris Plus 640 300 1100 15 BGA 1356 Q1 2017
7600U 2 4 2.80 3.90 0.125 0.5 4 HD 620 300 1150 15 BGA 1356 Q3 2016
7567U 2 4 3.50 4.00 0.125 0.5 4 Iris Plus 650 300 1150 28 Q3 2016
7560U 2 4 2.40 3.80 0.125 0.5 4 Iris Plus 640 300 1050 15 BGA 1356 Q1 2017
7500U 2 4 2.70 3.50 0.125 0.5 4 HD 620 300 1050 15 BGA 1356 Q1 2017
7Y75 2 4 1.30 3.60 0.125 0.5 4 HD 615 300 1050 4.5 BGA 1515 Q1 2017
Core i5 7440HQ 4 4 2.80 3.80 0.25 1 6 HD 630 350 1000 45 Q1 2017
7300HQ 4 4 2.50 3.50 0.25 1 6 HD 630 350 1000 45 BGA 1440 Q1 2017
7360U 2 4 2.30 3.60 0.125 0.5 4 Iris Plus 640 300 1000 15 BGA 1356 Q1 2017
7300U 2 4 2.60 3.50 0.125 0.5 3 HD 620 300 1100 15 BGA 1356 Q1 2017
7287U 2 4 3.30 3.70 0.125 0.5 4 Iris Plus 650 300 1100 28 Q1 2017
7267U 2 4 3.10 3.50 0.125 0.5 4 Iris Plus 650 300 1050 28 Q1 2017
7260U 2 4 2.20 3.40 0.125 0.5 4 Iris Plus 640 300 950 15 BGA 1356 Q1 2017
7200U 2 4 2.50 3.10 0.125 0.5 3 HD 620 300 1000 15 BGA 1356 Q3 2016
7Y57 2 4 1.20 3.30 0.125 0.5 4 HD 615 300 950 4.5 BGA 1515 Q1 2017
7Y54 2 4 1.20 3.20 0.125 0.5 4 HD 615 300 950 4.5 BGA 1515 Q1 2017
Core i3 7100H 2 4 3.00 0.125 0.5 3 HD 630 350 950 35 BGA 1440 Q1 2017
7167U 2 4 2.80 0.125 0.5 3 Iris Plus 650 300 1000 28 Q1 2017
7130U 2 4 2.70 0.125 0.5 3 HD 620 300 1000 15 BGA 1356 Q2 2017
7100U 2 4 2.40 0.125 0.5 3 HD 620 300 1000 15 BGA 1356 Q3 2016
Core m m3-7Y32 2 4 1.10 3.00 0.125 0.5 4 HD 615 300 900 4.5 BGA 1515 Q2 2017
m3-7Y30 2 4 1.00 2.60 0.125 0.5 4 HD 615 300 900 4.5 BGA 1515 Q3 2016
Pentium N4200 4 4 1.10 2.50 2 HD 505 200 750 6 BGA 1296 Q3 2016
4415U 2 4 2.30 2 HD 610 300 950 15 BGA 1356 Q1 2017
4415Y 2 4 1.60 2 HD 615 300 850 6 BGA 1515 Q2 2017
4410Y 2 4 1.50 2 HD 615 300 850 6 BGA 1515 Q1 2017
Celeron N3450 4 4 1.10 2.20 2 HD 500 200 700 6 Apollo Lake BGA 1296 Q3 2016
N3350 2 2 1.10 2.40 2 HD 500 200 650 6 Apollo Lake BGA 1296 Q3 2016
3965U 2 2 2.20 0.125 0.5 2 HD 610 300 900 15 Kaby Lake BGA 1356 Q1 2017
3865U 2 2 1.80 0.125 0.5 2 HD 610 300 900 15 Kaby Lake BGA 1356 Q1 2017

All processors

[edit]

All processors are listed in chronological order.

The 4-bit processors

[edit]
Intel D4004 (ceramic variant)
Intel P4004 (plastic variant)

First commercially available microprocessor (single-chip IC processor)

MCS-4 family:

  • 4004 – CPU
  • 4001 – ROM & 4-bit Port
  • 4002 – RAM & 4-bit Port
  • 4003 – 10-bit Shift Register
  • 4008 – Memory+I/O Interface
  • 4009 – Memory+I/O Interface
  • 4211 – General Purpose Byte I/O Port
  • 4265 – Programmable General Purpose I/O Device
  • 4269 – Programmable Keyboard Display Device
  • 4289 – Standard Memory Interface for MCS-4/40
  • 4308 – 8192-bit (1024 × 8) ROM w/ 4-bit I/O Ports
  • 4316 – 16384-bit (2048 × 8) Static ROM
  • 4702 – 2048-bit (256 × 8) EPROM
  • 4801 – 5.185 MHz Clock Generator Crystal for 4004/4201A or 4040/4201A
Intel C4040
  • Introduced in 1974 by Intel
  • Clock speed was 740 kHz (same as the 4004 microprocessor)
  • 3,000 transistors
  • Interrupt features were available
  • Programmable memory size: 8 KB (8192 B)
  • 640 bytes of data memory
  • 24-pin DIP

The 8-bit processors

[edit]
Intel D8008
  • Introduced April 1, 1972
  • Clock rate 500 kHz (8008-1: 800 kHz)
  • 0.05 MIPS
  • Bus width: 8 bits (multiplexed address/data due to limited pins)
  • Enhancement load PMOS logic
  • 3,500 transistors at 10 μm
  • Addressable memory 16 KB
  • Typical in early 8-bit microcomputers, dumb terminals, general calculators, bottling machines
  • Developed in tandem with 4004
  • Originally intended for use in the Datapoint 2200 microcomputer
  • Key volume deployment in Texas Instruments 742 microcomputer in >3,000 Ford dealerships
Intel D8080
  • Introduced April 1, 1974
  • Clock rate 2 MHz (very rare 8080B: 3 MHz)
  • 0.29 MIPS[8]
  • Data bus width: 8 bits, address bus: 16 bits
  • Enhancement load NMOS logic
  • 4,500 transistors at 6 μm
  • Assembly language downward compatible with 8008
  • Addressable memory 64 KB (64 × 1024 B)
  • Up to 10× the performance of the 8008
  • Used in e.g. the Altair 8800, traffic light controller, cruise missile
  • Required six support chips versus 20 for the 8008
Intel D8085A
Intel P8085 (plastic variant)

Microcontrollers

[edit]

They are ICs with CPU, RAM, ROM (or PROM or EPROM), I/O Ports, Timers & Interrupts

Intel P8048H

MCS-48 family:

  • Intel 8020 – Single-Component 8-bit Microcontroller, 1 KB ROM, 64 Byte RAM, 13 I/O ports
  • Intel 8021 – Single-Component 8-bit Microcontroller, 1 KB ROM, 64 Byte RAM, 21 I/O ports
  • Intel 8022 – Single-Component 8-bit Microcontroller, With On-Chip A/D Converter
  • Intel 8035 – Single-Component 8-bit Microcontroller, 64 Byte RAM
  • Intel 8039 – Single-Component 8-bit Microcontroller, 128 Byte RAM
  • Intel 8040 – Single-Component 8-bit Microcontroller, 256 Byte RAM
  • Intel 8048 – Single-Component 8-bit Microcontroller, 1 KB ROM, 64 byte RAM, 27 I/O ports, 0.73 MIPS @ 11 MHz
  • Intel 8049 – Single-Component 8-bit Microcontroller, 2 KB ROM, 128 byte RAM, 27 I/O ports,
  • Intel 8050 – Single-Component 8-bit Microcontroller, 4 KB ROM, 256 byte RAM, 27 I/O ports,
  • Intel 8748 – Single-Component 8-bit Microcontroller, 1 KB EPROM, 64 byte RAM, 27 I/O ports,
  • Intel 8749 – Single-Component 8-bit Microcontroller, 2 KB EPROM, 128 byte RAM, 27 I/O ports,
  • Intel 87P50 – Single-Component 8-bit Microcontroller, ext. ROM socket (2758/2716/2732), 256 byte RAM, 27 I/O ports
  • Intel 8648 – Single-Component 8-bit Microcontroller, 1 KB OTP EPROM, 64 byte RAM, 27 I/O ports
  • Intel 8041 – Universal Peripheral Interface 8-bit Slave Microcontroller, 1 KB ROM, 64 byte RAM
  • Intel 8041AH – Universal Peripheral Interface 8-bit Slave Microcontroller, 1 KB ROM, 128 byte RAM
  • Intel 8641 – Universal Peripheral Interface 8-bit Slave Microcontroller ?
  • Intel 8741 – Universal Peripheral Interface 8-bit Slave Microcontroller, 1 KB EPROM, 64 byte RAM
  • Intel 8741AH – Universal Peripheral Interface 8-bit Slave Microcontroller, 1 KB EPROM, 128 byte RAM
  • Intel 8042 – Universal Peripheral Interface 8-bit Slave Microcontroller, 2 KB ROM, 256 byte RAM
  • Intel 8742 – Universal Peripheral Interface 8-bit Slave Microcontroller, 2 KB EPROM, 128 byte RAM
  • Intel 8742AH – Universal Peripheral Interface 8-bit Slave Microcontroller, 2 KB OTP EPROM, 256 byte RAM
  • Intel 8243 – Input/Output Expander. The available 28-pin PLCC version in sampling for first quarter of 1986.[10]
  • Intel 8244 – General Purpose Graphics Display Device (ASIC NTSC/SECAM)
  • Intel 8245 – General Purpose Graphics Display Device (ASIC PAL)[11]
Intel P8051

MCS-51 family:

  • 8031 – 8-bit Control-Oriented Microcontroller
  • 8032 – 8-bit Control-Oriented Microcontroller
  • 8044 – High Performance 8-bit Microcontroller
  • 8344 – High Performance 8-bit Microcontroller
  • 8744 – High Performance 8-bit Microcontroller
  • 8051 – 8-bit Control-Oriented Microcontroller
  • 8052 – 8-bit Control-Oriented Microcontroller
  • 8054 – 8-bit Control-Oriented Microcontroller
  • 8058 – 8-bit Control-Oriented Microcontroller
  • 8351 – 8-bit Control-Oriented Microcontroller
  • 8352 – 8-bit Control-Oriented Microcontroller
  • 8354 – 8-bit Control-Oriented Microcontroller
  • 8358 – 8-bit Control-Oriented Microcontroller
  • 8751 – 8-bit Control-Oriented Microcontroller
  • 8752 – 8-bit Control-Oriented Microcontroller
  • 8754 – 8-bit Control-Oriented Microcontroller
  • 8758 – 8-bit Control-Oriented Microcontroller

MCS-151 family:

  • 80151 – High Performance 8-bit Control-Oriented Microcontroller
  • 83151 – High Performance 8-bit Control-Oriented Microcontroller
  • 87151 – High Performance 8-bit Control-Oriented Microcontroller
  • 80152 – High Performance 8-bit Control-Oriented Microcontroller
  • 83152 – High Performance 8-bit Control-Oriented Microcontroller

MCS-251 family:

  • 80251 – 8/16/32-bit Microcontroller
  • 80252 – 8/16/32-bit Microcontroller
  • 80452 – 8/16/32-bit Microcontroller
  • 83251 – 8/16/32-bit Microcontroller
  • 87251 – 8/16/32-bit Microcontroller
  • 87253 – 8/16/32-bit Microcontroller

MCS-96 family

[edit]
  • 8061 – 16-bit Microcontroller (parent of MCS-96 family ROMless With A/D, most sold to Ford)
  • 8094 – 16-bit Microcontroller (48-Pin ROMLess Without A/D)
  • 8095 – 16-bit Microcontroller (48-Pin ROMLess With A/D)
  • 8096 – 16-bit Microcontroller (68-Pin ROMLess Without A/D)
  • 8097 – 16-bit Microcontroller (68-Pin ROMLess With A/D)
  • 8394 – 16-bit Microcontroller (48-Pin With ROM Without A/D)
  • 8395 – 16-bit Microcontroller (48-Pin With ROM With A/D)
  • 8396 – 16-bit Microcontroller (68-Pin With ROM Without A/D)
  • 8397 – 16-bit Microcontroller (68-Pin With ROM With A/D)
  • 8794 – 16-bit Microcontroller (48-Pin With EROM Without A/D)
  • 8795 – 16-bit Microcontroller (48-Pin With EROM With A/D)
  • 8796 – 16-bit Microcontroller (68-Pin With EROM Without A/D)
  • 8797 – 16-bit Microcontroller (68-Pin With EROM With A/D)
  • 8098 – 16-bit Microcontroller
  • 8398 – 16-bit Microcontroller
  • 8798 – 16-bit Microcontroller
  • 80196 – 16-bit Microcontroller
  • 83196 – 16-bit Microcontroller
  • 87196 – 16-bit Microcontroller
  • 80296 – 16-bit Microcontroller

The bit-slice processor

[edit]

3000 family

[edit]
Intel D3001
Intel D3002
Intel C3003

Introduced in the third quarter of 1974, these bit-slicing components used bipolar Schottky transistors. Each component implemented two bits of a processor function; packages could be interconnected to build a processor with any desired word length.

Members of the 3000 family:

  • 3001 – Microcontrol Unit
  • 3002 – 2-bit Arithmetic Logic Unit slice[12]
  • 3003 – Look-ahead Carry Generator
  • 3205 – High-performance 1 of 8 Binary Decoder
  • 3207 – Quad Bipolar-to-MOS Level Shifter and Driver
  • 3208 – Hex Sense Amp and Latch for MOS Memories
  • 3210 – TTL-to-MOS Level Shifter and High Voltage Clock Driver
  • 3211 – ECL-to-MOS Level Shifter and High Voltage Clock Driver
  • 3212 – Multimode Latch Buffer
  • 3214 – Interrupt Control Unit
  • 3216 – Parallel, Inverting Bi-Directional Bus Driver
  • 3222 – Refresh Controller for 4K (4096 B) NMOS DRAMs
  • 3226 – Parallel, Inverting Bi-Directional Bus Driver
  • 3232 – Address Multiplexer and Refresh Counter for 4K DRAMs
  • 3242 – Address Multiplexer and Refresh Counter for 16K (16 × 1024 B) DRAMs
  • 3245 – Quad Bipolar TTL-to-MOS Level Shifter and Driver for 4K
  • 3246 – Quad Bipolar ECL-to-MOS Level Shifter and Driver for 4K
  • 3404 – High-performance 6-bit Latch
  • 3408 – Hex Sense Amp and Latch for MOS Memories
  • 3505 – Next generation processor

Bus width 2n bits data/address (depending on number n of slices used)

The 16-bit processors: MCS-86 family

[edit]
Intel D8086
  • Introduced June 8, 1978
  • Clock rates:
    • 5 MHz, 0.33 MIPS[9]
    • 8 MHz, 0.66 MIPS
    • 10 MHz, 0.75 MIPS
  • The memory is divided into odd and even banks. It accesses both banks concurrently to read 16 bits of data in one clock cycle
  • Data bus width: 16 bits, address bus: 20 bits
  • 29,000 transistors at 3 μm
  • Addressable memory 1 megabyte (10242 B)
  • Up to 10× the performance of 8080
  • First used in the Compaq Deskpro IBM PC-compatible computers. Later used in portable computing, and in the IBM PS/2 Model 25 and Model 30. Also used in the AT&T PC6300 / Olivetti M24, a popular IBM PC-compatible (predating the IBM PS/2 line) and the WANG PC.
  • Used segment registers to access more than 64 KB of data at once, which many programmers complained made their work excessively difficult.[citation needed]
  • The first x86 CPU
  • Later renamed the iAPX 86[13]
Intel D8088
  • Introduced June 1, 1979
  • Clock rates:
    • 4.77 MHz, 0.33 MIPS
    • 8 MHz, 0.66 MIPS[9]
  • 16-bit internal architecture
  • External data bus width: 8 bits, address bus: 20 bits
  • 29,000 transistors at 3 μm
  • Addressable memory 1 megabyte
  • Identical to 8086 except for its 8-bit external bus (hence an 8 instead of a 6 at the end); identical Execution Unit (EU), different Bus Interface Unit (BIU)[13]
  • Used in IBM PC and PC-XT and compatibles
  • Later renamed the iAPX 88[13]
Intel C80186 6 MHz
  • Introduced 1982
  • Clock rates
    • 6 MHz, > 1 MIPS
  • 55,000 transistors
  • Included two timers, a DMA controller, and an interrupt controller on the chip in addition to the processor (these were at fixed addresses which differed from the IBM PC, although it was used by several PC compatible vendors such as Australian company Cleveland)
  • Added a few opcodes and exceptions to the 8086 design, otherwise identical instruction set to 8086 and 8088
    • BOUND, ENTER, LEAVE
    • INS, OUTS
    • IMUL imm, PUSH imm, PUSHA, POPA
    • RCL/RCR/ROL/ROR/SHL/SHR/SAL/SAR reg, imm
  • Address calculation and shift operations are faster than 8086
  • Used mostly in embedded applications – controllers, point-of-sale systems, terminals, and the like
  • Used in several non-PC compatible computers including RM Nimbus, Tandy 2000, and CP/M 86 Televideo PM16 server
  • Later renamed to iAPX 186
  • A version of the 80186 with an 8-bit external data bus
  • Later renamed the iAPX 188
Intel C80286 6 MHz
  • Introduced February 1, 1982
  • Clock rates:
    • 6 MHz, 0.9 MIPS
    • 8 MHz, 10 MHz, 1.5 MIPS
    • 12.5 MHz, 2.66 MIPS
    • 16 MHz, 20 MHz and 25 MHz available.
  • Data bus width: 16 bits, address bus: 24 bits
  • Included memory protection hardware to support multitasking operating systems with per-process address space.
  • 134,000 transistors at 1.5 μm
  • Addressable memory 16 MB
  • Added protected-mode features to 8086 with essentially the same instruction set
  • 3–6× the performance of the 8086
  • Widely used in IBM PC AT and AT clones contemporary to it

32-bit processors: the non-x86 microprocessors

[edit]
  • Introduced January 1, 1981 as Intel's first 32-bit microprocessor
  • Multi-chip CPU
  • Object/capability architecture
  • Microcoded operating system primitives
  • One terabyte virtual address space
  • Hardware support for fault tolerance
  • Two-chip General Data Processor (GDP), consists of 43201 and 43202
  • 43203 Interface Processor (IP) interfaces to I/O subsystem
  • 43204 Bus Interface Unit (BIU) simplifies building multiprocessor systems
  • 43205 Memory Control Unit (MCU)
  • Architecture and execution unit internal data base paths: 32 bits
  • Clock rates:
    • 5 MHz
    • 7 MHz
    • 8 MHz
  • Introduced April 5, 1988
  • RISC-like 32-bit architecture
  • Predominantly used in embedded systems
  • Evolved from the capability processor developed for the BiiN joint venture with Siemens
  • Many variants identified by two-letter suffixes
  • Introduced August 23, 2000
  • 32-bit RISC microprocessor based on the ARM architecture
  • Many variants, such as the PXA2xx applications processors, IOP3xx I/O processors and IXP2xxx and IXP4xx network processors

32-bit processors: the 80386 range

[edit]
Intel 80386DX
Intel 80386DX with Intel 387 math processor
  • Introduced October 17, 1985
  • Clock rates:
    • 16 MHz, 5 MIPS
    • 20 MHz, 6 to 7 MIPS, introduced February 16, 1987
    • 25 MHz, 7.5 MIPS, introduced April 4, 1988
    • 33 MHz, 9.9 MIPS (9.4 SPECint92 on Compaq/i 16 KB L2), introduced April 10, 1989
  • Data bus width: 32 bits, address bus: 32 bits
  • 275,000 transistors at 1 μm
  • Addressable memory 4 GB (4 × 10243 B)
  • Virtual memory 64 TB (64 × 10244 B)[14][15]
  • First x86 chip to handle 32-bit data sets
  • Reworked and expanded memory protection support including paged virtual memory and virtual-86 mode, features required at the time by Xenix and Unix. This memory capability spurred the development and availability of OS/2 and is a fundamental requirement for modern operating systems like Linux, Windows, and macOS
  • First used by Compaq in the Deskpro 386. Used in desktop computing
  • Unlike the DX naming convention of the 486 chips, it had no math co-processor
  • Later renamed Intel386 DX
  • Introduced June 16, 1988
  • Clock rates:
    • 16 MHz, 2.5 MIPS
    • 20 MHz, 3.1 MIPS, introduced January 25, 1989
    • 25 MHz, 3.9 MIPS, introduced January 25, 1989
    • 33 MHz, 5.1 MIPS, introduced October 26, 1992
  • 32-bit internal architecture
  • External data bus width: 16 bits
  • External address bus width: 24 bits
  • 275,000 transistors at 1 μm
  • Addressable memory 16 MB
  • Virtual memory 64 TB[14]
  • Narrower buses enable low-cost 32-bit processing
  • Used in entry-level desktop and portable computing
  • No math co-processor
  • No commercial software used protected mode or virtual storage for many years
  • Later renamed Intel386 SX
The Intel i376 is an embedded version of the i386SX.
  • Introduced January 16, 1989; discontinued June 15, 2001
  • Variant of 386SX intended for embedded systems
  • No "real mode", starts up directly in "protected mode"
  • Replaced by much more successful 80386EX from 1994
  • Introduced October 15, 1990
  • Clock rates:
    • 20 MHz, 4.21 MIPS
    • 25 MHz, 5.3 MIPS, introduced September 30, 1991
  • 32-bit internal architecture
  • External bus width: 16 bits
  • 855,000 transistors at 1 μm
  • Addressable memory 4 GB
  • Virtual memory 64 TB[14]
  • First chip specifically made for portable computers because of low power consumption of chip
  • Highly integrated, includes cache, bus, and memory controllers
Intel 80386EX
  • Introduced August 1994
  • Variant of 80386SX intended for embedded systems
  • Static core (i.e. may run as slowly (and thus, power efficiently) as desired) down to full halt
  • On-chip peripherals:
    • Clock and power management
    • Timers/counters
    • Watchdog timer
    • Serial I/O units (sync and async) and parallel I/O
    • DMA
    • RAM refresh
    • JTAG test logic
  • Significantly more successful than the 80376
  • Used aboard several orbiting satellites and microsatellites
  • Used in NASA's FlightLinux project

32-bit processors: the 80486 range

[edit]
Intel 80486DX 33 MHz
  • Introduced April 10, 1989
  • Clock rates:
    • 25 MHz, 20 MIPS (16.8 SPECint92, 7.40 SPECfp92)
    • 33 MHz, 27 MIPS (22.4 SPECint92 on Micronics M4P 128 KB L2), introduced May 7, 1990
    • 50 MHz, 41 MIPS (33.4 SPECint92, 14.5 SPECfp92 on Compaq/50L 256 KB L2), introduced June 24, 1991
  • Bus width: 32 bits
  • 1.2 million transistors at 1 μm; the 50 MHz was at 0.8 μm
  • Addressable memory 4 GB
  • Virtual memory 64 TB[14]
  • Level 1 cache of 8 KB on chip
  • Math coprocessor on chip
  • 50× performance of the 8088
  • Officially named Intel486 DX
  • Used in desktop computing and servers
  • Family 4 model 1
Intel 80486SX 33 MHz
  • Introduced April 22, 1991
  • Clock rates:
    • 16 MHz, 13 MIPS
    • 20 MHz, 16.5 MIPS, introduced September 16, 1991
    • 25 MHz, 20 MIPS (12 SPECint92), introduced September 16, 1991
    • 33 MHz, 27 MIPS (15.86 SPECint92), introduced September 21, 1992
  • Bus width: 32 bits
  • 1.185 million transistors at 1 μm and 900,000 at 0.8 μm
  • Addressable memory 4 GB
  • Virtual memory 64 TB[14]
  • Identical in design to 486DX but without a math coprocessor. The first version was an 80486DX with disabled math coprocessor in the chip and different pin configuration. If the user needed math coprocessor capabilities, they must add 487SX which was actually a 486DX with different pin configuration to prevent the user from installing a 486DX instead of 487SX, so with this configuration 486SX+487SX you had 2 identical CPU's with only 1 effectively turned on
  • Officially named Intel486 SX
  • Used in low-cost entry to 486 CPU desktop computing, as well as extensively in low cost mobile computing
  • Upgradable with the Intel OverDrive processor
  • Family 4 model 2
Intel 80486DX2 66 MHz
  • Introduced March 3, 1992
  • Runs at twice the speed of the external bus (FSB)
  • Socket 3
  • Clock rates:
    • 40 MHz
    • 50 MHz, 41 MIPS
    • 66 MHz, 54 MIPS
  • Officially named Intel486 DX2
  • Family 4 model 3
Intel 80486SL
  • Introduced November 9, 1992
  • Clock rates:
    • 20 MHz, 15.4 MIPS
    • 25 MHz, 19 MIPS
    • 33 MHz, 25 MIPS
  • Bus width: 32 bits
  • 1.4 million transistors at 0.8 μm
  • Addressable memory 4 GB
  • Virtual memory 64 TB
  • Officially named Intel486 SL
  • Used in notebook computers
  • Family 4 model 4
Intel 80486DX4 100 MHz
  • Introduced March 7, 1994
  • Clock rates:
    • 75 MHz, 53 MIPS (41.3 SPECint92, 20.1 SPECfp92 on Micronics M4P 256 KB L2)
    • 100 MHz, 70.7 MIPS (54.59 SPECint92, 26.91 SPECfp92 on Micronics M4P 256 KB L2)
  • 1.6 million transistors at 0.6 μm
  • Bus width: 32 bits
  • Addressable memory 4 GB
  • Virtual memory 64 TB
  • Socket 3 168-pin PGA Package, or 208 sq. ftP package
  • Officially named Intel486 DX4
  • Used in high performance entry-level desktops and value notebooks
  • Family 4 model 8

32-bit processors: P5 microarchitecture

[edit]
Intel Pentium P5 (A80501) 60 MHz, without GoldCap
Intel Pentium P5 (A80501) 66 MHz, with GoldCap

Original Pentium

[edit]
  • Introduced March 22, 1993
  • Bus width: 64 bits
  • System bus clock rate 60 or 66 MHz
  • Address bus: 32 bits
  • Addressable memory 4 GB
  • Virtual memory 64 TB
  • Superscalar architecture
  • Runs on 3.3 volts (except the very first generation "P5")
  • Used in desktops
  • 8 KB of instruction cache
  • 8 KB of data cache
  • P5 – 0.8 μm process technology
    • Introduced March 22, 1993
    • 3.1 million transistors
    • The only Pentium to run on 5 Volts
    • Socket 4 273 pin PGA Package
    • Package dimensions 2.16 in × 2.16 in
    • Family 5 model 1
    • Variants
      • 60 MHz, 100 MIPS (70.4 SPECint92, 55.1 SPECfp92 on Xpress 256 KB L2)
      • 66 MHz, 112 MIPS (77.9 SPECint92, 63.6 SPECfp92 on Xpress 256 KB L2)
  • P54 – 0.6 μm process technology
    • Socket 5 296/320-pin PGA package
    • 3.2 million transistors
    • Variants
      • 75 MHz, 126.5 MIPS (2.31 SPECint95, 2.02 SPECfp95 on Gateway P5 256K L2)
        • Introduced October 10, 1994
      • 90, 100 MHz, 149.8 and 166.3 MIPS respectively (2.74 SPECint95, 2.39 SPECfp95 on Gateway P5 256K L2 and 3.30 SPECint95, 2.59 SPECfp95 on Xpress 1ML2 respectively)
        • Introduced March 7, 1994
  • P54CQS – 0.35 μm process technology
    • Socket 5 296/320 pin PGA package
    • 3.2 million transistors
    • Variants
      • 120 MHz, 203 MIPS (3.72 SPECint95, 2.81 SPECfp95 on Xpress 1 MB L2)
        • Introduced March 27, 1995
  • Intel Pentium P54 133 MHz
    P54CS – 0.35 μm process technology
    • 3.3 million transistors
    • 90 mm2 die size
    • Family 5 model 2
    • Variants
    • Socket 5 296/320-pin PGA package
      • 133 MHz, 218.9 MIPS (4.14 SPECint95, 3.12 SPECfp95 on Xpress 1 MB L2)
        • Introduced June 12, 1995
      • 150, 166 MHz, 230 and 247 MIPS respectively
        • Introduced January 4, 1996
    • Socket 7 296/321-pin PGA package
      • 200 MHz, 270 MIPS (5.47 SPECint95, 3.68 SPECfp95)
        • Introduced June 10, 1996
Intel Pentium P55C 166 MHz
  • P55C – 0.35 μm process technology
    • Introduced January 8, 1997
    • Intel MMX (instruction set) support
    • Socket 7 296/321 pin PGA (pin grid array) package
    • 16 KB L1 instruction cache
    • 16 KB data cache
    • 4.5 million transistors
    • System bus clock rate 66 MHz
    • Basic P55C is family 5 model 4, mobile are family 5 model 7 and 8
    • Variants
      • 166, 200 MHz introduced January 8, 1997
      • 233 MHz introduced June 2, 1997
      • 133 MHz (Mobile)
      • 166, 266 MHz (Mobile) introduced January 12, 1998
      • 200, 233 MHz (Mobile) introduced September 8, 1997
      • 300 MHz (Mobile) introduced January 7, 1999

32-bit processors: P6/Pentium M microarchitecture

[edit]
Intel Pentium Pro 200 MHz
  • Introduced November 1, 1995
  • Multichip Module (2 die)
  • Precursor to Pentium II and III
  • Primarily used in server systems
  • Socket 8 processor package (387 pins; Dual SPGA)
  • 5.5 million transistors
  • Family 6 model 1
  • 0.6 μm process technology
    • 16 KB L1 cache
    • 256 KB integrated L2 cache
    • 60 MHz system bus clock rate
    • Variants
      • 150 MHz
  • 0.35 μm process technology, (two die, a 0.35 μm CPU with 0.6 μm L2 cache)
    • 5.5 million transistors
    • 512 KB or 256 KB integrated L2 cache
    • 60 or 66 MHz system bus clock rate
    • Variants
      • 150 MHz (60 MHz bus clock rate, 256 KB 0.6 μm cache) introduced November 1, 1995
      • 166 MHz (66 MHz bus clock rate, 512 KB 0.35 μm cache) introduced November 1, 1995
      • 180 MHz (60 MHz bus clock rate, 256 KB 0.6 μm cache) introduced November 1, 1995
      • 200 MHz (66 MHz bus clock rate, 256 KB 0.6 μm cache) introduced November 1, 1995
      • 200 MHz (66 MHz bus clock rate, 512 KB 0.35 μm cache) introduced November 1, 1995
      • 200 MHz (66 MHz bus clock rate, 1 MB 0.35 μm cache) introduced August 18, 1997
  • Introduced May 7, 1997
  • Pentium Pro with MMX and improved 16-bit performance
  • 242-pin Slot 1 (SEC) processor package
  • Voltage identification pins
  • 7.5 million transistors
  • 32 KB L1 cache
  • 512 KB 12 frequency external L2 cache
  • The Performance Enhanced mobile Pentium II (codenamed Dixon) had a full-speed 256 KB L2 cache
  • Klamath0.35 μm process technology (233, 266, 300 MHz)
    • 66 MHz system bus clock rate
    • Family 6 model 3
    • Variants
      • 233, 266, 300 MHz introduced May 7, 1997
  • Deschutes0.25 μm process technology (333, 350, 400, 450 MHz)
    • Introduced January 26, 1998
    • 66 MHz system bus clock rate (333 MHz variant), 100 MHz system bus clock rate for all subsequent models
    • Family 6 model 5
    • Variants
      • 333 MHz introduced January 26, 1998
      • 350, 400 MHz introduced April 15, 1998
      • 450 MHz introduced August 24, 1998
      • 233, 266 MHz (Mobile) introduced April 2, 1998
      • 333 MHz Pentium II Overdrive processor for Socket 8 Introduced August 10, 1998
      • 300 MHz (Mobile) introduced September 9, 1998
      • 333 MHz (Mobile) introduced January 25, 1999

Celeron (Pentium II-based)

[edit]
  • Covington0.25 μm process technology
    • Introduced April 15, 1998
    • 242-pin Slot 1 SEPP (Single Edge Processor Package)
    • 7.5 million transistors
    • 66 MHz system bus clock rate
    • Slot 1
    • 32 KB L1 cache
    • No L2 cache
    • Variants
      • 266 MHz introduced April 15, 1998
      • 300 MHz introduced June 9, 1998
  • Mendocino0.25 μm process technology
    • Introduced August 24, 1998
    • 242-pin Slot 1 SEPP (Single Edge Processor Package), Socket 370 PPGA package
    • 19 million transistors
    • 66 MHz system bus clock rate
    • Slot 1, Socket 370
    • 32 KB L1 cache
    • 128 KB integrated cache
    • Family 6 model 6
    • Variants
      • 300, 333 MHz introduced August 24, 1998
      • 366, 400 MHz introduced January 4, 1999
      • 433 MHz introduced March 22, 1999
      • 466 MHz
      • 500 MHz introduced August 2, 1999
      • 533 MHz introduced January 4, 2000
      • 266 MHz (Mobile)
      • 300 MHz (Mobile)
      • 333 MHz (Mobile) introduced April 5, 1999
      • 366 MHz (Mobile)
      • 400 MHz (Mobile)
      • 433 MHz (Mobile)
      • 450 MHz (Mobile) introduced February 14, 2000
      • 466 MHz (Mobile)
      • 500 MHz (Mobile) introduced February 14, 2000

Pentium II Xeon (chronological entry)

  • Introduced June 29, 1998
  • Katmai0.25 μm process technology
    • Introduced February 26, 1999
    • Improved PII (i.e. P6-based core) now including Streaming SIMD Extensions (SSE)
    • 9.5 million transistors
    • 512 KB (512 × 1024 B) 12 bandwidth L2 External cache
    • 242-pin Slot 1 SECC2 (Single Edge Contact cartridge 2) processor package
    • System bus clock rate 100 MHz, 133 MHz (B-models)
    • Slot 1
    • Family 6 model 7
    • Variants
      • 450, 500 MHz introduced February 26, 1999
      • 550 MHz introduced May 17, 1999
      • 600 MHz introduced August 2, 1999
      • 533, 600 MHz introduced (133 MHz bus clock rate) September 27, 1999
  • Coppermine0.18 μm process technology
    • Introduced October 25, 1999
    • 28.1 million transistors
    • 256 KB (512 × 1024 B) Advanced Transfer L2 cache (integrated)
    • 242-pin Slot-1 SECC2 (Single Edge Contact cartridge 2) processor package, 370-pin FC-PGA (flip-chip pin grid array) package
    • System Bus clock rate 100 MHz (E-models), 133 MHz (EB models)
    • Slot 1, Socket 370
    • Family 6 model 8
    • Variants
      • 500 MHz (100 MHz bus clock rate)
      • 533 MHz
      • 550 MHz (100 MHz bus clock rate)
      • 600 MHz
      • 600 MHz (100 MHz bus clock rate)
      • 650 MHz (100 MHz bus clock rate) introduced October 25, 1999
      • 667 MHz introduced October 25, 1999
      • 700 MHz (100 MHz bus clock rate) introduced October 25, 1999
      • 733 MHz introduced October 25, 1999
      • 750, 800 MHz (100 MHz bus clock rate) introduced December 20, 1999
      • 850 MHz (100 MHz bus clock rate) introduced March 20, 2000
      • 866 MHz introduced March 20, 2000
      • 933 MHz introduced May 24, 2000
      • 1000 MHz introduced March 8, 2000 (not widely available at time of release)
      • 1100 MHz
      • 1133 MHz (first version recalled, later re-released)
      • 400, 450, 500 MHz (Mobile) introduced October 25, 1999
      • 600, 650 MHz (Mobile) introduced January 18, 2000
      • 700 MHz (Mobile) introduced April 24, 2000
      • 750 MHz (Mobile) introduced June 19, 2000
      • 800, 850 MHz (Mobile) introduced September 25, 2000
      • 900, 1000 MHz (Mobile) introduced March 19, 2001
  • Tualatin0.13 μm process technology
    • Introduced July 2001
    • 28.1 million transistors
    • 32 KB (32 × 1024 B) L1 cache
    • 256 KB or 512 KB Advanced Transfer L2 cache (integrated)
    • 370-pin FC-PGA2 (flip-chip pin grid array) package
    • 133 MHz system bus clock rate
    • Socket 370
    • Family 6 model 11
    • Variants
      • 1133 MHz (256 KB L2)
      • 1133 MHz (512 KB L2)
      • 1200 MHz
      • 1266 MHz (512 KB L2)
      • 1333 MHz
      • 1400 MHz (512 KB L2)

Pentium II Xeon and Pentium III Xeon

[edit]
  • PII Xeon
    • Variants
      • 400 MHz introduced June 29, 1998
      • 450 MHz (512 KB L2 cache) introduced October 6, 1998
      • 450 MHz (1 MB and 2 MB L2 cache) introduced January 5, 1999
  • PIII Xeon
    • Introduced October 25, 1999
    • 9.5 million transistors at 0.25 μm or 28 million at 0.18 μm
    • L2 cache is 256 KB, 1 MB, or 2 MB Advanced Transfer Cache (Integrated)
    • Processor Package Style is Single Edge Contact Cartridge (S.E.C.C.2) or SC330
    • System Bus clock rate 133 MHz (256 KB L2 cache) or 100 MHz (1–2 MB L2 cache)
    • System Bus width: 64 bits
    • Addressable memory: 64 GB
    • Used in two-way servers and workstations (256 KB L2) or 4- and 8-way servers (1–2 MB L2)
    • Family 6 model 10
    • Variants
      • 500 MHz (0.25 μm process) introduced March 17, 1999
      • 550 MHz (0.25 μm process) introduced August 23, 1999
      • 600 MHz (0.18 μm process, 256 KB L2 cache) introduced October 25, 1999
      • 667 MHz (0.18 μm process, 256 KB L2 cache) introduced October 25, 1999
      • 733 MHz (0.18 μm process, 256 KB L2 cache) introduced October 25, 1999
      • 800 MHz (0.18 μm process, 256 KB L2 cache) introduced January 12, 2000
      • 866 MHz (0.18 μm process, 256 KB L2 cache) introduced April 10, 2000
      • 933 MHz (0.18 μm process, 256 KB L2 cache)
      • 1000 MHz (0.18 μm process, 256 KB L2 cache) introduced August 22, 2000
      • 700 MHz (0.18 μm process, 1–2 MB L2 cache) introduced May 22, 2000

Celeron (Pentium III Coppermine-based)

[edit]
  • Coppermine-128, 0.18 μm process technology
    • Introduced March, 2000
    • Streaming SIMD Extensions (SSE)
    • Socket 370, FC-PGA processor package
    • 28.1 million transistors
    • 66 MHz system bus clock rate, 100 MHz system bus clock rate from January 3, 2001
    • 32 KB L1 cache
    • 128 KB Advanced Transfer L2 cache
    • Family 6 model 8
    • Variants
      • 533 MHz
      • 566 MHz
      • 600 MHz
      • 633, 667, 700 MHz introduced June 26, 2000
      • 733, 766 MHz introduced November 13, 2000
      • 800 MHz introduced January 3, 2001
      • 850 MHz introduced April 9, 2001
      • 900 MHz introduced July 2, 2001
      • 950, 1000, 1100 MHz introduced August 31, 2001
      • 550 MHz (Mobile)
      • 600, 650 MHz (Mobile) introduced June 19, 2000
      • 700 MHz (Mobile) introduced September 25, 2000
      • 750 MHz (Mobile) introduced March 19, 2001
      • 800 MHz (Mobile)
      • 850 MHz (Mobile) introduced July 2, 2001
      • 600 MHz (LV Mobile)
      • 500 MHz (ULV Mobile) introduced January 30, 2001
      • 600 MHz (ULV Mobile)

XScale (chronological entry – non-x86 architecture)

  • Introduced August 23, 2000

Pentium 4 (not 4EE, 4E, 4F), Itanium, P4-based Xeon, Itanium 2 (chronological entries)

  • Introduced April 2000 – July 2002

Pentium III Tualatin-based

[edit]
  • Tualatin – 0.13 μm process technology
    • 32 KB L1 cache
    • 512 KB Advanced Transfer L2 cache
    • 133 MHz system bus clock rate
    • Socket 370
    • Variants
      • 1.0 GHz
      • 1.13 GHz
      • 1.26 GHz
      • 1.4 GHz

Celeron (Pentium III Tualatin-based)

[edit]
  • Tualatin Celeron – 0.13 μm process technology
    • 32 KB L1 cache
    • 256 KB Advanced Transfer L2 cache
    • 100 MHz system bus clock rate
    • Socket 370
    • Family 6 model 11
    • Variants
      • 1.0 GHz
      • 1.1 GHz
      • 1.2 GHz
      • 1.3 GHz
      • 1.4 GHz
  • Banias 0.13 μm process technology
    • Introduced March 2003
    • 64 KB L1 cache
    • 1 MB L2 cache (integrated)
    • Based on Pentium III core, with SSE2 SIMD instructions and deeper pipeline
    • 77 million transistors
    • Micro-FCPGA, Micro-FCBGA processor package
    • Heart of the Intel mobile Centrino system
    • 400 MHz NetBurst-style system bus
    • Family 6 model 9
    • Variants
      • 900 MHz (ultra-low voltage)
      • 1.0 GHz (ultra-low voltage)
      • 1.1 GHz (low voltage)
      • 1.2 GHz (low voltage)
      • 1.3 GHz
      • 1.4 GHz
      • 1.5 GHz
      • 1.6 GHz
      • 1.7 GHz
  • Dothan 0.09 μm (90 nm) process technology
    • Introduced May 2004
    • 2 MB L2 cache
    • 140 million transistors
    • Revised data prefetch unit
    • 400 MHz NetBurst-style system bus
    • 21 W TDP
    • Family 6 model 13
    • Variants
      • 1.00 GHz (Pentium M 723) (ultra-low voltage, 5 W TDP)
      • 1.10 GHz (Pentium M 733) (ultra-low voltage, 5 W TDP)
      • 1.20 GHz (Pentium M 753) (ultra-low voltage, 5 W TDP)
      • 1.30 GHz (Pentium M 718) (low voltage, 10 W TDP)
      • 1.40 GHz (Pentium M 738) (low voltage, 10 W TDP)
      • 1.50 GHz (Pentium M 758) (low voltage, 10 W TDP)
      • 1.60 GHz (Pentium M 778) (low voltage, 10 W TDP)
      • 1.40 GHz (Pentium M 710)
      • 1.50 GHz (Pentium M 715)
      • 1.60 GHz (Pentium M 725)
      • 1.70 GHz (Pentium M 735)
      • 1.80 GHz (Pentium M 745)
      • 2.00 GHz (Pentium M 755)
      • 2.10 GHz (Pentium M 765)
  • Dothan 533 0.09 μm (90 nm) process technology
    • Introduced Q1 2005
    • Same as Dothan except with a 533 MHz NetBurst-style system bus and 27 W TDP
    • Variants
      • 1.60 GHz (Pentium M 730)
      • 1.73 GHz (Pentium M 740)
      • 1.86 GHz (Pentium M 750)
      • 2.00 GHz (Pentium M 760)
      • 2.13 GHz (Pentium M 770)
      • 2.26 GHz (Pentium M 780)
  • Stealey 0.09 μm (90 nm) process technology
    • Introduced Q2 2007
    • 512 KB L2, 3 W TDP
    • Variants
      • 600 MHz (A100)
      • 800 MHz (A110)
  • Banias-512 0.13 μm process technology
    • Introduced March 2003
    • 64 KB L1 cache
    • 512 KB L2 cache (integrated)
    • SSE2 SIMD instructions
    • No SpeedStep technology, is not part of the 'Centrino' package
    • Family 6 model 9
    • Variants
      • 310, 1.20 GHz
      • 320, 1.30 GHz
      • 330, 1.40 GHz
      • 340, 1.50 GHz
  • Dothan-1024 90 nm process technology
    • 64 KB L1 cache
    • 1 MB L2 cache (integrated)
    • SSE2 SIMD instructions
    • No SpeedStep technology, is not part of the 'Centrino' package
    • Variants
      • 350, 1.30 GHz
      • 350J, 1.30 GHz, with Execute Disable bit
      • 360, 1.40 GHz
      • 360J, 1.40 GHz, with Execute Disable bit
      • 370, 1.50 GHz, with Execute Disable bit
        • Family 6, Model 13, Stepping 8[16]
      • 380, 1.60 GHz, with Execute Disable bit
      • 390, 1.70 GHz, with Execute Disable bit
  • Yonah-1024 65 nm process technology
    • 64 KB L1 cache
    • 1 MB L2 cache (integrated)
    • SSE3 SIMD instructions, 533 MHz front-side bus, execute-disable bit
    • No SpeedStep technology, is not part of the 'Centrino' package
    • Variants
      • 410, 1.46 GHz
      • 420, 1.60 GHz,
      • 423, 1.06 GHz (ultra-low voltage)
      • 430, 1.73 GHz
      • 440, 1.86 GHz
      • 443, 1.20 GHz (ultra-low voltage)
      • 450, 2.00 GHz
  • Yonah 0.065 μm (65 nm) process technology
    • Introduced January 2006
    • 533/667 MHz front-side bus
    • 2 MB (Shared on Duo) L2 cache
    • SSE3 SIMD instructions
    • 31W TDP (T versions)
    • Family 6, Model 14
    • Variants:
      • Intel Core Duo T2700 2.33 GHz
      • Intel Core Duo T2600 2.16 GHz
      • Intel Core Duo T2500 2 GHz
      • Intel Core Duo T2450 2 GHz
      • Intel Core Duo T2400 1.83 GHz
      • Intel Core Duo T2300 1.66 GHz
      • Intel Core Duo T2050 1.6 GHz
      • Intel Core Duo T2300e 1.66 GHz
      • Intel Core Duo T2080 1.73 GHz
      • Intel Core Duo L2500 1.83 GHz (low voltage, 15 W TDP)
      • Intel Core Duo L2400 1.66 GHz (low voltage, 15 W TDP)
      • Intel Core Duo L2300 1.5 GHz (low voltage, 15 W TDP)
      • Intel Core Duo U2500 1.2 GHz (ultra-low voltage, 9 W TDP)
      • Intel Core Solo T1350 1.86 GHz (533 FSB)
      • Intel Core Solo T1300 1.66 GHz
      • Intel Core Solo T1200 1.5 GHz[17]

Dual-Core Xeon LV

[edit]
  • Sossaman 0.065 μm (65 nm) process technology
    • Introduced March 2006
    • Based on Yonah core, with SSE3 SIMD instructions
    • 667 MHz frontside bus
    • 2 MB shared L2 cache
    • Variants
      • 2.0 GHz

32-bit processors: NetBurst microarchitecture

[edit]
  • 0.18 μm process technology (1.40 and 1.50 GHz)
    • Introduced November 20, 2000
    • L2 cache was 256 KB Advanced Transfer cache (integrated)
    • Processor package Style was PGA423, PGA478
    • System bus clock rate 400 MHz
    • SSE2 SIMD Extensions
    • 42 million transistors
    • Used in desktops and entry-level workstations
  • 0.18 μm process technology (1.7 GHz)
    • Introduced April 23, 2001
    • See the 1.4 and 1.5 chips for details
  • 0.18 μm process technology (1.6 and 1.8 GHz)
    • Introduced July 2, 2001
    • See 1.4 and 1.5 chips for details
    • Core voltage is 1.15 volts in Maximum Performance Mode; 1.05 volts in battery optimized mode
    • Power <1 watt in battery optimized mode
    • Used in full-size and then light mobile PCs
  • 0.18 μm process technology Willamette (1.9 and 2.0 GHz)
    • Introduced August 27, 2001
    • See 1.4 and 1.5 chips for details
  • Family 15 model 1
  • Pentium 4 (2 GHz, 2.20 GHz)
    • Introduced January 7, 2002
  • Pentium 4 (2.4 GHz)
    • Introduced April 2, 2002
  • 0.13 μm process technology Northwood A (1.7, 1.8, 1.9, 2, 2.2, 2.4, 2.5, 2.6, 2.8 (OEM), 3.0 (OEM) GHz)
    • Improved branch prediction and other microcodes tweaks
    • 512 KB integrated L2 cache
    • 55 million transistors
    • 400 MHz system bus
  • Family 15 model 2
  • 0.13 μm process technology Northwood B (2.26, 2.4, 2.53, 2.66, 2.8, 3.06 GHz)
  • 0.13 μm process technology Northwood C (2.4, 2.6, 2.8, 3.0, 3.2, 3.4 GHz)
    • 800 MHz system bus (all versions include Hyper-Threading)
    • 6500 to 10,000 MIPS

Itanium (chronological entry – new non-x86 architecture)

  • Introduced 2001

Xeon (32-bit NetBurst)

[edit]
  • Official designation now Xeon; i.e. not "Pentium 4 Xeon"
  • Xeon 1.4, 1.5, 1.7 GHz
    • Introduced May 21, 2001
    • L2 cache was 256 KB Advanced Transfer cache (integrated)
    • Processor package Organic Land Grid Array 603 (OLGA 603)
    • System bus clock rate 400 MHz
    • SSE2 SIMD Extensions
    • Used in high-performance and mid-range dual processor enabled workstations
  • Xeon 2.0 GHz and up to 3.6 GHz
    • Introduced September 25, 2001

Itanium 2 (chronological entry – new non-x86 architecture)

Mobile Pentium 4-M

[edit]
  • 0.13 μm process technology
  • 55 million transistors
  • 512 KB L2 cache
  • BUS a 400 MHz
  • Supports up to 1 GB of DDR 266 MHz memory
  • Supports ACPI 2.0 and APM 1.2 System Power Management
  • 1.3–1.2 V (SpeedStep)
  • Power: 1.2 GHz 20.8 W, 1.6 GHz 30 W, 2.6 GHz 35 W
  • Sleep power 5 W (1.2 V)
  • Deeper sleep power 2.9 W (1.0 V)
    • 1.40 GHz – 23 April 2002
    • 1.50 GHz – 23 April 2002
    • 1.60 GHz – 4 March 2002
    • 1.70 GHz – 4 March 2002
    • 1.80 GHz – 23 April 2002
    • 1.90 GHz – 24 June 2002
    • 2.00 GHz – 24 June 2002
    • 2.20 GHz – 16 September 2002
    • 2.40 GHz – 14 January 2003
    • 2.50 GHz – 16 April 2003
    • 2.60 GHz – 11 June 2003
  • Introduced September 2003
  • "Extreme Edition"
  • Built from the Xeon's "Gallatin" core, but with 2 MB cache

Pentium 4E

[edit]
  • Introduced February 2004
  • Built on 0.09 μm (90 nm) process technology Prescott (2.4 A, 2.8, 2.8 A, 3.0, 3.2, 3.4, 3.6, 3.8 ) 1 MB L2 cache
  • 533 MHz system bus (2.4A and 2.8A only)
  • 800 MHz system bus (all other models)
  • 125 million transistors in 1 MB models
  • 169 million transistors in 2 MB models
  • Hyper-Threading support is only available on CPUs using the 800 MHz system bus.
  • The processor's integer instruction pipeline has been increased from 20 stages to 31 stages, which theoretically allows for even greater bandwidth
  • 7500 to 11,000 MIPS
  • LGA 775 versions are in the 5xx series (32-bit) and 5x1 series (with Intel 64)
  • The 6xx series has 2 MB L2 cache and Intel 64

64-bit processors: IA-64

[edit]
  • Code name Merced
  • Family 7
  • Released May 29, 2001
  • 733 MHz and 800 MHz
  • 2 MB cache
  • All recalled and replaced by Itanium 2
  • Family 0x1F
  • Released July 2002
  • 900 MHz – 1.6 GHz
  • McKinley 900 MHz 1.5 MB cache, Model 0x0
  • McKinley 1 GHz, 3 MB cache, Model 0x0
  • Deerfield 1 GHz, 1.5 MB cache, Model 0x1
  • Madison 1.3 GHz, 3 MB cache, Model 0x1
  • Madison 1.4 GHz, 4 MB cache, Model 0x1
  • Madison 1.5 GHz, 6 MB cache, Model 0x1
  • Madison 1.67 GHz, 9 MB cache, Model 0x1
  • Hondo 1.4 GHz, 4 MB cache, dual-core MCM, Model 0x1

64-bit processors: Intel 64 – NetBurst microarchitecture

[edit]
  • Intel Extended Memory 64 Technology
  • Mostly compatible with AMD's AMD64 architecture
  • Introduced Spring 2004, with the Pentium 4F (D0 and later P4 steppings)

Pentium 4F

[edit]
  • Prescott-2M built on 0.09 μm (90 nm) process technology
  • 2.8–3.8 GHz (model numbers 6x0)
  • Introduced February 20, 2005
  • Same features as Prescott with the addition of:
  • Cedar Mill built on 0.065 μm (65 nm) process technology
  • 3.0–3.6 GHz (model numbers 6x1)
  • Introduced January 16, 2006
  • Die shrink of Prescott-2M
  • Same features as Prescott-2M
  • Family 15 Model 4
  • Dual-core microprocessor
  • No Hyper-Threading
  • 800 (4×200) MHz front-side bus
  • LGA 775 (Socket T)
  • Smithfield (Pentium D) – 90 nm process technology (2.66–3.2 GHz)
    • Introduced May 26, 2005
    • 2.66–3.2 GHz (model numbers 805–840)
    • 230 million transistors
    • 1 MB × 2 (non-shared, 2 MB total) L2 cache
    • Cache coherency between cores requires communication over the FSB
    • Performance increase of 60% over similarly clocked Prescott
    • 2.66 GHz (533 MHz FSB) Pentium D 805 introduced December 2005
    • Contains 2× Prescott dies in one package
    • Family 15 Model 4
  • Presler (Pentium D) – 65 nm process technology (2.8–3.6 GHz)
    • Introduced January 16, 2006
    • 2.8–3.6 GHz (model numbers 915–960)
    • 376 million transistors
    • 2× 2 MB (non-shared, 4 MB total) L2 cache
    • Contains 2× Cedar Mill dies in one package
    • Variants
      • Pentium D 945
  • Dual-core microprocessor
  • Enabled Hyper-Threading
  • 800 (4×200) MHz front-side bus
  • Smithfield (Pentium Extreme Edition) – 90 nm process technology (3.2 GHz)
    • Variants
      • Pentium 840 EE – 3.20 GHz (2 × 1 MB L2)
  • Presler (Pentium Extreme Edition) – 65 nm process technology (3.46, 3.73)
    • 2 MB × 2 (non-shared, 4 MB total) L2 cache
    • Variants

Xeon (64-bit NetBurst)

[edit]
  • Nocona
    • Introduced 2004
  • Irwindale
    • Introduced 2004
  • Cranford
    • Introduced April 2005
    • MP version of Nocona
  • Potomac
    • Introduced April 2005
    • Cranford with 8 MB of L3 cache
  • Paxville DP (2.8 GHz)
    • Introduced October 10, 2005
    • Dual-core version of Irwindale, with 4 MB of L2 cache (2 MB per core)
    • 2.8 GHz
    • 800 MT/s front-side bus
  • Paxville MP – 90 nm process (2.67 – 3.0 GHz)
    • Introduced November 1, 2005
    • Dual-core Xeon 7000 series
    • MP-capable version of Paxville DP
    • 2 MB of L2 cache (1 MB per core) or 4 MB of L2 (2 MB per core)
    • 667 MT/s FSB or 800 MT/s FSB
  • Dempsey – 65 nm process (2.67–3.73 GHz)
    • Introduced May 23, 2006
    • Dual-core Xeon 5000 series
    • MP version of Presler
    • 667 MT/s or 1066 MT/s FSB
    • 4 MB of L2 cache (2 MB per core)
    • LGA 771 (Socket J).
  • Tulsa – 65 nm process (2.5–3.4 GHz)
    • Introduced August 29, 2006
    • Dual-core Xeon 7100-series
    • Improved version of Paxville MP
    • 667 MT/s or 800 MT/s FSB

64-bit processors: Intel 64 – Core microarchitecture

[edit]

Xeon (64-bit Core microarchitecture)

[edit]
  • Woodcrest65 nm process technology
    • Server and Workstation CPU (SMP support for dual CPU system)
    • Introduced June 26, 2006
    • Intel VT-x, multiple OS support
    • EIST (Enhanced Intel SpeedStep Technology) in 5140, 5148LV, 5150, 5160
    • Execute Disable Bit
    • TXT, enhanced security hardware extensions
    • SSSE3 SIMD instructions
    • iAMT2 (Intel Active Management Technology), remotely manage computers
    • Variants
      • Xeon 5160, 3.00 GHz (4 MB L2, 1333 MHz FSB, 80 W)
      • Xeon 5150, 2.66 GHz (4 MB L2, 1333 MHz FSB, 65 W)
      • Xeon 5140, 2.33 GHz (4 MB L2, 1333 MHz FSB, 65 W)
      • Xeon 5130, 2.00 GHz (4 MB L2, 1333 MHz FSB, 65 W)
      • Xeon 5120, 1.86 GHz (4 MB L2, 1066 MHz FSB, 65 W)
      • Xeon 5110, 1.60 GHz (4 MB L2, 1066 MHz FSB, 65 W)
      • Xeon 5148LV, 2.33 GHz (4 MB L2, 1333 MHz FSB, 40 W) (low voltage edition)
  • Clovertown65 nm process technology
    • Server and Workstation CPU (SMP support for dual CPU system)
    • Introduced December 13, 2006
    • Quad-core
    • Intel VT-x, multiple OS support
    • EIST (Enhanced Intel SpeedStep Technology) in E5365, L5335
    • Execute Disable Bit
    • TXT, enhanced security hardware extensions
    • SSSE3 SIMD instructions
    • iAMT2 (Intel Active Management Technology), remotely manage computers
    • Variants
      • Xeon X5355, 2.66 GHz (2×4 MB L2, 1333 MHz FSB, 105 W)
      • Xeon E5345, 2.33 GHz (2×4 MB L2, 1333 MHz FSB, 80 W)
      • Xeon E5335, 2.00 GHz (2×4 MB L2, 1333 MHz FSB, 80 W)
      • Xeon E5320, 1.86 GHz (2×4 MB L2, 1066 MHz FSB, 65 W)
      • Xeon E5310, 1.60 GHz (2×4 MB L2, 1066 MHz FSB, 65 W)
      • Xeon L5320, 1.86 GHz (2×4 MB L2, 1066 MHz FSB, 50 W) (low voltage edition)
  • Conroe65 nm process technology
    • Desktop CPU (SMP support restricted to 2 CPUs)
    • Two cores on one die
    • Introduced July 27, 2006
    • SSSE3 SIMD instructions
    • 291 million transistors
    • 64 KB of L1 cache per core (32+32 KB 8-way)
    • Intel VT-x, multiple OS support
    • TXT, enhanced security hardware extensions
    • Execute Disable Bit
    • EIST (Enhanced Intel SpeedStep Technology)
    • iAMT2 (Intel Active Management Technology), remotely manage computers
    • Intel Management Engine introduced
    • LGA 775
    • Variants
      • Core 2 Duo E6850, 3.00 GHz (4 MB L2, 1333 MHz FSB)
      • Core 2 Duo E6800, 2.93 GHz (4 MB L2, 1066 MHz FSB)
      • Core 2 Duo E6750, 2.67 GHz (4 MB L2, 1333 MHz FSB, 65 W)
      • Core 2 Duo E6700, 2.67 GHz (4 MB L2, 1066 MHz FSB)
      • Core 2 Duo E6600, 2.40 GHz (4 MB L2, 1066 MHz FSB, 65 W)
      • Core 2 Duo E6550, 2.33 GHz (4 MB L2, 1333 MHz FSB)
      • Core 2 Duo E6420, 2.13 GHz (4 MB L2, 1066 MHz FSB)
      • Core 2 Duo E6400, 2.13 GHz (2 MB L2, 1066 MHz FSB)
      • Core 2 Duo E6320, 1.86 GHz (4 MB L2, 1066 MHz FSB) Family 6, Model 15, Stepping 6
      • Core 2 Duo E6300, 1.86 GHz (2 MB L2, 1066 MHz FSB)
  • Conroe XE65 nm process technology
    • Desktop Extreme Edition CPU (SMP support restricted to 2 CPUs)
    • Introduced July 27, 2006
    • Same features as Conroe
    • LGA 775
    • Variants
      • Core 2 Extreme X6800 – 2.93 GHz (4 MB L2, 1066 MHz FSB)
  • Allendale (Intel Core 2) – 65 nm process technology
    • Desktop CPU (SMP support restricted to 2 CPUs)
    • Two CPUs on one die
    • Introduced January 21, 2007
    • SSSE3 SIMD instructions
    • 167 million transistors
    • TXT, enhanced security hardware extensions
    • Execute Disable Bit
    • EIST (Enhanced Intel SpeedStep Technology)
    • iAMT2 (Intel Active Management Technology), remotely manage computers
    • LGA 775
    • Variants
      • Core 2 Duo E4700, 2.60 GHz (2 MB L2, 800 MHz FSB)
      • Core 2 Duo E4600, 2.40 GHz (2 MB L2, 800 MHz FSB)
      • Core 2 Duo E4500, 2.20 GHz (2 MB L2, 800 MHz FSB)
      • Core 2 Duo E4400, 2.00 GHz (2 MB L2, 800 MHz FSB)
      • Core 2 Duo E4300, 1.80 GHz (2 MB L2, 800 MHz FSB) Family 6, Model 15, Stepping 2
  • Merom65 nm process technology
    • Mobile CPU (SMP support restricted to 2 CPUs)
    • Introduced July 27, 2006
    • Family 6, Model 15
    • Same features as Conroe
    • Socket M / Socket P / 479-ball Micro-FCBGA
    • Variants
      • Core 2 Extreme X7900 2.80 GHz (4 MB L2, 800 MHz FSB)
      • Core 2 Extreme X7800 2.60 GHz (4 MB L2, 800 MHz FSB)
      • Core 2 Duo T7800, 2.60 GHz (4 MB L2, 800 MHz FSB) (Santa Rosa platform)
      • Core 2 Duo T7700, 2.40 GHz (4 MB L2, 800 MHz FSB)
      • Core 2 Duo T7600, 2.33 GHz (4 MB L2, 667 MHz FSB)
      • Core 2 Duo T7500, 2.20 GHz (4 MB L2, 800 MHz FSB)
      • Core 2 Duo T7400, 2.16 GHz (4 MB L2, 667 MHz FSB)
      • Core 2 Duo T7300, 2.00 GHz (4 MB L2, 800 MHz FSB)
      • Core 2 Duo T7250, 2.00 GHz (2 MB L2, 800 MHz FSB)
      • Core 2 Duo T7200, 2.00 GHz (4 MB L2, 667 MHz FSB)
      • Core 2 Duo T7100, 1.80 GHz (2 MB L2, 800 MHz FSB)
      • Core 2 Duo T5600, 1.83 GHz (2 MB L2, 667 MHz FSB) Family 6, Model 15, Stepping 6
      • Core 2 Duo T5550, 1.83 GHz (2 MB L2, 667 MHz FSB, no VT)
      • Core 2 Duo T5500, 1.66 GHz (2 MB L2, 667 MHz FSB, no VT)
      • Core 2 Duo T5470, 1.60 GHz (2 MB L2, 800 MHz FSB, no VT) Family 6, Model 15, Stepping 13
      • Core 2 Duo T5450, 1.66 GHz (2 MB L2, 667 MHz FSB, no VT)
      • Core 2 Duo T5300, 1.73 GHz (2 MB L2, 533 MHz FSB, no VT)
      • Core 2 Duo T5270, 1.40 GHz (2 MB L2, 800 MHz FSB, no VT)
      • Core 2 Duo T5250, 1.50 GHz (2 MB L2, 667 MHz FSB, no VT)
      • Core 2 Duo T5200, 1.60 GHz (2 MB L2, 533 MHz FSB, no VT)
      • Core 2 Duo L7700, 1.80 GHz (4 MB L2, 800 MHz FSB) (low voltage) Family 6, Model 15, Stepping 11
      • Core 2 Duo L7500, 1.60 GHz (4 MB L2, 800 MHz FSB) (low voltage)
      • Core 2 Duo L7400, 1.50 GHz (4 MB L2, 667 MHz FSB) (low voltage)
      • Core 2 Duo L7300, 1.40 GHz (4 MB L2, 800 MHz FSB) (low voltage)
      • Core 2 Duo L7200, 1.33 GHz (4 MB L2, 667 MHz FSB) (low voltage)
      • Core 2 Duo U7700, 1.33 GHz (2 MB L2, 533 MHz FSB) (ultra low voltage)
      • Core 2 Duo U7600, 1.20 GHz (2 MB L2, 533 MHz FSB) (ultra low voltage)
      • Core 2 Duo U7500, 1.06 GHz (2 MB L2, 533 MHz FSB) (ultra low voltage)
      • Core 2 Duo U7100, 1.20 GHz (4 MB L2, 800 MHz FSB) (ultra low voltage) Family 6, Model 15, Stepping 11
      • Core 2 Solo U2100, 1.06 GHz (1 MB L2, 533 MHz FSB) (ultra low voltage)
      • Core 2 Solo U2200, 1.20 GHz (1 MB L2, 533 MHz FSB) (ultra low voltage)
  • Kentsfield65 nm process technology
    • Two dual-core CPU dies in one package
    • Desktop CPU quad-core (SMP support restricted to 4 CPUs)
    • Introduced December 13, 2006
    • Same features as Conroe but with 4 CPU cores
    • 586 million transistors
    • LGA 775
    • Family 6, Model 15, Stepping 11
    • Variants
      • Core 2 Extreme QX6850, 3 GHz (2×4 MB L2 cache, 1333 MHz FSB)
      • Core 2 Extreme QX6800, 2.93 GHz (2×4 MB L2 cache, 1066 MHz FSB) (April 9, 2007)
      • Core 2 Extreme QX6700, 2.66 GHz (2×4 MB L2 cache, 1066 MHz FSB) (November 14, 2006)
      • Core 2 Quad Q6700, 2.66 GHz (2×4 MB L2 cache, 1066 MHz FSB) (July 22, 2007)
      • Core 2 Quad Q6600, 2.40 GHz (2×4 MB L2 cache, 1066 MHz FSB) (January 7, 2007)
  • Wolfdale45 nm process technology
    • Die shrink of Conroe
    • Same features as Conroe with the addition of:
      • 50% more cache, 6 MB as opposed to 4 MB
      • Intel Trusted Execution Technology
      • SSE4 SIMD instructions
    • 410 million transistors
    • Variants
      • Core 2 Duo E8600, 3.33 GHz (6 MB L2, 1333 MHz FSB)
      • Core 2 Duo E8500, 3.16 GHz (6 MB L2, 1333 MHz FSB)
      • Core 2 Duo E8435, 3.07 GHz (6 MB L2, 1066 MHz FSB)
      • Core 2 Duo E8400, 3.00 GHz (6 MB L2, 1333 MHz FSB)
      • Core 2 Duo E8335, 2.93 GHz (6 MB L2, 1066 MHz FSB)
      • Core 2 Duo E8300, 2.83 GHz (6 MB L2, 1333 MHz FSB)
      • Core 2 Duo E8235, 2.80 GHz (6 MB L2, 1066 MHz FSB)
      • Core 2 Duo E8200, 2.66 GHz (6 MB L2, 1333 MHz FSB)
      • Core 2 Duo E8135, 2.66 GHz (6 MB L2, 1066 MHz FSB)
      • Core 2 Duo E8190, 2.66 GHz (6 MB L2, 1333 MHz FSB, no TXT, no VT)
  • Wolfdale-3M (Intel Core 2) – 45 nm process technology
    • Intel Trusted Execution Technology
    • Variants
      • Core 2 Duo E7600, 3.06 GHz (3 MB L2, 1066 MHz FSB)
      • Core 2 Duo E7500, 2.93 GHz (3 MB L2, 1066 MHz FSB)
      • Core 2 Duo E7400, 2.80 GHz (3 MB L2, 1066 MHz FSB)
      • Core 2 Duo E7300, 2.66 GHz (3 MB L2, 1066 MHz FSB)
      • Core 2 Duo E7200, 2.53 GHz (3 MB L2, 1066 MHz FSB)
  • Yorkfield, 45 nm process technology
    • Quad-core CPU
    • Die shrink of Kentsfield
    • Contains 2× Wolfdale dual-core dies in one package
    • Same features as Wolfdale
    • 820 million transistors
    • Variants
      • Core 2 Extreme QX9770, 3.20 GHz (2×6 MB L2, 1600 MHz FSB)
      • Core 2 Extreme QX9650, 3.00 GHz (2×6 MB L2, 1333 MHz FSB)
      • Core 2 Quad Q9705, 3.16 GHz (2×3 MB L2, 1333 MHz FSB)
      • Core 2 Quad Q9700, 3.16 GHz (2×3 MB L2, 1333 MHz FSB)
      • Core 2 Quad Q9650, 3 GHz (2×6 MB L2, 1333 MHz FSB)
      • Core 2 Quad Q9550, 2.83 GHz (2×6 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q9550s, 2.83 GHz (2×6 MB L2, 1333 MHz FSB, 65 W TDP)
      • Core 2 Quad Q9450, 2.66 GHz (2×6 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q9505, 2.83 GHz (2×3 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q9505s, 2.83 GHz (2×3 MB L2, 1333 MHz FSB, 65 W TDP)
      • Core 2 Quad Q9500, 2.83 GHz (2×3 MB L2, 1333 MHz FSB, 95 W TDP, no TXT)
      • Core 2 Quad Q9400, 2.66 GHz (2×3 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q9400s, 2.66 GHz (2×3 MB L2, 1333 MHz FSB, 65 W TDP)
      • Core 2 Quad Q9300, 2.50 GHz (2×3 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q8400, 2.66 GHz (2×2 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q8400s, 2.66 GHz (2×2 MB L2, 1333 MHz FSB, 65 W TDP)
      • Core 2 Quad Q8300, 2.50 GHz (2×2 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q8300s, 2.50 GHz (2×2 MB L2, 1333 MHz FSB, 65 W TDP)
      • Core 2 Quad Q8200, 2.33 GHz (2×2 MB L2, 1333 MHz FSB, 95 W TDP)
      • Core 2 Quad Q8200s, 2.33 GHz (2×2 MB L2, 1333 MHz FSB, 65 W TDP)
      • Core 2 Quad Q7600, 2.70 GHz (2×1 MB L2, 800 MHz FSB, no SSE4) (no Q7600 listed here)
  • Intel Core2 Quad Mobile processor family – 45 nm process technology
    • Quad-core CPU
    • Variants
      • Core 2 Quad Q9100, 2.26 GHz (2×6 MB L2, 1066 MHz FSB, 45 W TDP)
      • Core 2 Quad Q9000, 2.00 GHz (2×3 MB L2, 1066 MHz FSB, 45 W TDP)
  • Allendale (Pentium Dual-Core) – 65 nm process technology
    • Desktop CPU (SMP support restricted to 2 CPUs)
    • Two cores on one die
    • Introduced January 21, 2007
    • SSSE3 SIMD instructions
    • 167 million transistors
    • TXT, enhanced security hardware extensions
    • Execute Disable Bit
    • EIST (Enhanced Intel SpeedStep Technology)
    • Variants
      • Intel Pentium E2220, 2.40 GHz (1 MB L2, 800 MHz FSB)
      • Intel Pentium E2200, 2.20 GHz (1 MB L2, 800 MHz FSB)
      • Intel Pentium E2180, 2.00 GHz (1 MB L2, 800 MHz FSB)
      • Intel Pentium E2160, 1.80 GHz (1 MB L2, 800 MHz FSB)
      • Intel Pentium E2140, 1.60 GHz (1 MB L2, 800 MHz FSB)
  • Wolfdale-3M (Pentium Dual-Core) – 45 nm process technology
    • Intel Pentium E6800, 3.33 GHz (2 MB L2,1066 MHz FSB)
    • Intel Pentium E6700, 3.20 GHz (2 MB L2,1066 MHz FSB)
    • Intel Pentium E6600, 3.06 GHz (2 MB L2,1066 MHz FSB)
    • Intel Pentium E6500, 2.93 GHz (2 MB L2,1066 MHz FSB)
    • Intel Pentium E6300, 2.80 GHz (2 MB L2,1066 MHz FSB)
    • Intel Pentium E5800, 3.20 GHz (2 MB L2, 800 MHz FSB)
    • Intel Pentium E5700, 3.00 GHz (2 MB L2, 800 MHz FSB)
    • Intel Pentium E5500, 2.80 GHz (2 MB L2, 800 MHz FSB)
    • Intel Pentium E5400, 2.70 GHz (2 MB L2, 800 MHz FSB)
    • Intel Pentium E5300, 2.60 GHz (2 MB L2, 800 MHz FSB)
    • Intel Pentium E5200, 2.50 GHz (2 MB L2, 800 MHz FSB)
    • Intel Pentium E2210, 2.20 GHz (1 MB L2, 800 MHz FSB)

Celeron (64-bit Core microarchitecture)

[edit]
  • Allendale (Celeron, 64-bit Core microarchitecture) – 65 nm process technology
    • Variants
      • Intel Celeron E1600, 2.40 GHz (512 KB L2, 800 MHz FSB)
      • Intel Celeron E1500, 2.20 GHz (512 KB L2, 800 MHz FSB)
      • Intel Celeron E1400, 2.00 GHz (512 KB L2, 800 MHz FSB)
      • Intel Celeron E1200, 1.60 GHz (512 KB L2, 800 MHz FSB)
  • Wolfdale-3M (Celeron, 64-bit Core microarchitecture) – 45 nm process technology
    • Variants
      • Intel Celeron E3500, 2.70 GHz (1 MB L2, 800 MHz FSB)
      • Intel Celeron E3400, 2.60 GHz (1 MB L2, 800 MHz FSB)
      • Intel Celeron E3300, 2.50 GHz (1 MB L2, 800 MHz FSB)
      • Intel Celeron E3200, 2.40 GHz (1 MB L2, 800 MHz FSB)
  • Conroe-L (Celeron, 64-bit Core microarchitecture) – 65 nm process technology
    • Variants
      • Intel Celeron 450, 2.20 GHz (512 KB L2, 800 MHz FSB)
      • Intel Celeron 440, 2.00 GHz (512 KB L2, 800 MHz FSB)
      • Intel Celeron 430, 1.80 GHz (512 KB L2, 800 MHz FSB)
      • Intel Celeron 420, 1.60 GHz (512 KB L2, 800 MHz FSB)
      • Intel Celeron 220, 1.20 GHz (512 KB L2, 533 MHz FSB)
  • Conroe-CL (Celeron, 64-bit Core microarchitecture) – 65 nm process technology
    • LGA 771 package
    • Variants
      • Intel Celeron 445, 1.87 GHz (512 KB L2, 1066 MHz FSB)

Celeron M (64-bit Core microarchitecture)

[edit]
  • Merom-L 65 nm process technology
    • 64 KB L1 cache
    • 1 MB L2 cache (integrated)
    • SSE3 SIMD instructions, 533 MHz/667 MHz front-side bus, execute-disable bit, 64-bit
    • No SpeedStep technology, is not part of the 'Centrino' package
    • Variants
      • 520, 1.60 GHz
      • 530, 1.73 GHz
      • 540, 1.86 GHz
      • 550, 2.00 GHz
      • 560, 2.13 GHz
      • 570, 2.26 GHz
      • 667 MHz FSB
        • 575, 2.00 GHz
        • 585, 2.16 GHz

64-bit processors: Intel 64 – Nehalem microarchitecture

[edit]

Intel Pentium (Nehalem)

[edit]
  • Clarkdale (Pentium, Nehalem microarchitecture) – 32 nm process technology (manufacturing 7 Jan 2010)
    • 2 physical cores/2 threads
    • 32+32 KB L1 cache
    • 256 KB L2 cache
    • 3 MB L3 cache
    • Introduced January 2010
    • Socket 1156 LGA
    • 2-channel DDR3
    • Integrated HD GPU
    • Variants

Core i3 (1st generation)

[edit]
  • Clarkdale (Core i3 1st generation) – 32 nm process technology
    • 2 physical cores/4 threads
    • 32+32 KB L1 cache
    • 256 KB L2 cache
    • 4 MB L3 cache
    • Introduced on January 7, 2010
    • Socket 1156 LGA
    • 2-channel DDR3
    • Integrated HD GPU
    • Variants
      • 530, 2.93 GHz Hyper-Threading
      • 540, 3.06 GHz Hyper-Threading
      • 550, 3.2 GHz Hyper-Threading
      • 560, 3.33 GHz Hyper-Threading

Core i5 (1st generation)

[edit]
  • Lynnfield (Core i5 1st generation) – 45 nm process technology
    • 4 physical cores/4 threads
    • 32+32 KB L1 cache
    • 256 KB L2 cache
    • 8 MB L3 cache
    • Introduced September 8, 2009
    • Family 6 Model E (Ext. Model 1E)
    • Socket 1156 LGA
    • 2-channel DDR3
    • Variants
      • 750S, 2.40 GHz/3.20 GHz Turbo Boost
      • 750, 2.66 GHz/3.20 GHz Turbo Boost
      • 760, 2.80 GHz/3.33 GHz Turbo Boost
  • Clarkdale (Core i5 1st generation) – 32 nm process technology
    • 2 physical cores/4 threads
    • 32+32 KB L1 cache
    • 256 KB L2 cache
    • 4 MB L3 cache
    • Introduced January, 2010
    • Socket 1156 LGA
    • 2-channel DDR3
    • Integrated HD GPU
    • AES Support
    • Variants
      • 650/655K, 3.2 GHz Hyper-Threading Turbo Boost
      • 660/661, 3.33 GHz Hyper-Threading Turbo Boost
      • 670, 3.46 GHz Hyper-Threading Turbo Boost
      • 680, 3.60 GHz Hyper-Threading Turbo Boost

Core i7 (1st generation)

[edit]
  • Bloomfield (Core i7 1st generation) – 45 nm process technology
    • 4 physical cores/8 threads
    • 256 KB L2 cache
    • 8 MB L3 cache
    • Front-side bus replaced with QuickPath up to 6.4 GT/s
    • Hyper-Threading is again included. This had previously been removed at the introduction of Core line
    • 781 million transistors
    • Intel Turbo Boost Technology
    • TDP 130 W
    • Introduced November 17, 2008
    • Socket 1366 LGA
    • 3-channel DDR3
    • Variants
      • 975 (extreme edition), 3.33 GHz/3.60 GHz Turbo Boost
      • 965 (extreme edition), 3.20 GHz/3.46 GHz Turbo Boost
      • 960, 3.20 GHz/3.46 GHz Turbo Boost
      • 950, 3.06 GHz/3.33 GHz Turbo Boost
      • 940, 2.93 GHz/3.20 GHz Turbo Boost
      • 930, 2.80 GHz/3.06 GHz Turbo Boost
      • 920, 2.66 GHz/2.93 GHz Turbo Boost
  • Lynnfield (Core i7 1st generation) – 45 nm process technology
    • 4 physical cores/8 threads
    • 32+32 KB L1 cache
    • 256 KB L2 cache
    • 8 MB L3 cache
    • No QuickPath, instead compatible with slower DMI interface
    • Hyper-Threading is included
    • Introduced September 8, 2009
    • Socket 1156 LGA
    • 2-channel DDR3
    • Variants
      • 880, 3.06 GHz/3.73 GHz Turbo Boost (TDP 95 W)
      • 870/875K, 2.93 GHz/3.60 GHz Turbo Boost (TDP 95 W)
      • 870S, 2.67 GHz/3.60 GHz Turbo Boost (TDP 82 W)
      • 860, 2.80 GHz/3.46 GHz Turbo Boost (TDP 95 W)
      • 860S, 2.53 GHz/3.46 GHz Turbo Boost (TDP 82 W)

Westmere

  • Gulftown, 32 nm process technology
    • 6 physical cores
    • 256 KB L2 cache
    • 12 MB L3 cache
    • Front-side bus replaced with QuickPath up to 6.4 GT/s
    • Hyper-Threading is included
    • Intel Turbo Boost Technology
    • Socket 1366 LGA
    • TDP 130 W
    • Introduced 16 March 2010
    • Variants
      • 990X Extreme Edition, 3.46 GHz/3.73 GHz Turbo Boost
      • 980X Extreme Edition, 3.33 GHz/3.60 GHz Turbo Boost
      • 970, 3.20 GHz/3.46 GHz Turbo Boost
  • Clarksfield – Intel Core i7 Mobile processor family – 45 nm process technology
    • 4 physical cores
    • Hyper-Threading is included
    • Intel Turbo Boost Technology
    • Variants
      • 940XM Extreme Edition, 2.13 GHz/3.33 GHz Turbo Boost (8 MB L3, TDP 55 W)
      • 920XM Extreme Edition, 2.00 GHz/3.20 GHz Turbo Boost (8 MB L3, TDP 55 W)
      • 840QM, 1.86 GHz/3.20 GHz Turbo Boost (8 MB L3, TDP 45 W)
      • 820QM, 1.73 GHz/3.06 GHz Turbo Boost (8 MB L3, TDP 45 W)
      • 740QM, 1.73 GHz/2.93 GHz Turbo Boost (6 MB L3, TDP 45 W)
      • 720QM, 1.60 GHz/2.80 GHz Turbo Boost (6 MB L3, TDP 45 W)

Xeon (Nehalem microarchitecture)

[edit]
  • Gainestown45 nm process technology
    • Same processor dies as Bloomfield
    • 256 KB L2 cache
    • 8 MB L3 cache, 4 MB may be disabled
    • QuickPath up to 6.4 GT/s
    • Hyper-Threading is included in some models
    • 781 million transistors
    • Introduced March 29, 2009
    • Variants
      • W5590, X5570, X5560, X5550, E5540, E5530, L5530, E5520, L5520, L5518, 4 cores, 8 MB L3 cache, HT
      • E5506, L5506, E5504, 4 cores, 4 MB L3 cache, no HT
      • L5508, E5502, E5502, 2 cores, 4 MB L3 cache, no HT

64-bit processors: Intel 64 – Sandy Bridge / Ivy Bridge microarchitecture

[edit]

Celeron (Sandy Bridge/Ivy Bridge microarchitecture)

[edit]
  • Sandy Bridge (Celeron-branded) – 32 nm process technology
    • 2 physical cores/2 threads (500 series), 1 physical core/1 thread (model G440) or 1 physical core/2 threads (models G460 & G465)
    • 2 MB L3 cache (500 series), 1 MB (model G440) or 1.5 MB (models G460 & G465)
    • Introduced 3rd quarter, 2011
    • Socket 1155 LGA
    • 2-channel DDR3-1066
    • 400 series has max TDP of 35 W
    • 500-series variants ending in 'T' have a peak TDP of 35 W; others, 65 W
    • Integrated GPU
      • All variants have peak GPU turbo frequencies of 1 GHz
      • Variants in the 400 series have GPUs running at a base frequency of 650 MHz
      • Variants in the 500 series ending in 'T' have GPUs running at a base frequency of 650 MHz; others at 850 MHz
      • All variants have 6 GPU execution units
    • Variants
      • G440, 1.6 GHz
      • G460, 1.8 GHz
      • G465, 1.9 GHz
      • G470, 2.0 GHz
      • G530T, 2.0 GHz
      • G540T, 2.1 GHz
      • G550T, 2.2 GHz
      • G530, 2.4 GHz
      • G540, 2.5 GHz
      • G550, 2.6 GHz
      • G555, 2.7 GHz

Pentium (Sandy Bridge/Ivy Bridge microarchitecture)

[edit]
  • Sandy Bridge (Pentium-branded) – 32 nm process technology
    • 2 physical cores/2 threads
    • 3 MB L3 cache
    • 624 million transistors
    • Introduced May, 2011
    • Socket 1155 LGA
    • 2-channel DDR3-1333 (800 series) or DDR3-1066 (600 series)
    • Variants ending in 'T' have a peak TDP of 35 W, others 65 W
    • Integrated GPU (HD 2000)
      • All variants have peak GPU turbo frequencies of 1.1 GHz
      • Variants ending in 'T' have GPUs running at a base frequency of 650 MHz; others at 850 MHz
      • All variants have 6 GPU execution units
    • Variants
      • G620T, 2.2 GHz
      • G630T, 2.3 GHz
      • G640T, 2.4 GHz
      • G645T, 2.5 GHz
      • G860T, 2.6 GHz
      • G620, 2.6 GHz
      • G622, 2.6 GHz
      • G630, 2.7 GHz
      • G632, 2.7 GHz
      • G640, 2.8 GHz
      • G840, 2.8 GHz
      • G645, 2.9 GHz
      • G850, 2.9 GHz
      • G860, 3.0 GHz
      • G870, 3.1 GHz
  • Ivy Bridge (Pentium-branded) – 22 nm tri-gate transistor process technology
    • 2 physical cores/2 threads
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • 3 MB L3 cache
    • Introduced September, 2012
    • Socket 1155 LGA
    • 2-channel DDR3-1333 for G2000 series
    • 2-channel DDR3-1600 for G2100 series
    • All variants have GPU base frequencies of 650 MHz and peak GPU turbo frequencies of 1.05 GHz
    • Variants ending in 'T' have a peak TDP of 35 W; others, TDP of 55 W
    • Variants
      • G2020T, 2.5 GHz
      • G2030T, 2.6 GHz
      • G2100T, 2.6 GHz
      • G2120T, 2.7 GHz
      • G2010, 2.8 GHz
      • G2020, 2.9 GHz
      • G2030, 3.0 GHz
      • G2120, 3.1 GHz
      • G2130, 3.2 GHz
      • G2140, 3.3 GHz

Core i3 (2nd and 3rd generation)

[edit]
  • Sandy Bridge (Core i3 2nd generation) – 32 nm process technology
    • 2 physical cores/4 threads
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • 3 MB L3 cache
    • 624 million transistors
    • Introduced January, 2011
    • Socket 1155 LGA
    • 2-channel DDR3-1333
    • Variants ending in 'T' have a peak TDP of 35 W, others 65 W
    • Integrated GPU
      • All variants have peak GPU turbo frequencies of 1.1 GHz
      • Variants ending in 'T' have GPUs running at a base frequency of 650 MHz; others at 850 MHz
      • Variants ending in '5' have Intel HD Graphics 3000 (12 execution units); others have Intel HD Graphics 2000 (6 execution units)
    • Variants
      • i3-2100T, 2.5 GHz
      • i3-2120T, 2.6 GHz
      • i3-2100, 3.1 GHz
      • i3-2102, 3.1 GHz
      • i3-2105, 3.1 GHz
      • i3-2120, 3.3 GHz
      • i3-2125, 3.3 GHz
      • i3-2130, 3.4 GHz
  • Ivy Bridge (Core i3 3rd generation) – 22 nm tri-gate transistor process technology
    • 2 physical cores/4 threads
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • 3 MB L3 cache
    • Introduced September, 2012
    • Socket 1155 LGA
    • 2-channel DDR3-1600
    • Variants ending in '5' have Intel HD Graphics 4000; others have Intel HD Graphics 2500
    • All variants have GPU base frequencies of 650 MHz and peak GPU turbo frequencies of 1.05 GHz
    • TDP 55 W
    • Variants
      • i3-3220T, 2.8 GHz
      • i3-3240T, 2.9 GHz
      • i3-3210, 3.2 GHz
      • i3-3220, 3.3 GHz
      • i3-3225, 3.3 GHz
      • i3-3240, 3.4 GHz
      • i3-3250, 3.5 GHz

Core i5 (2nd and 3rd generation)

[edit]
  • Sandy Bridge (Core i5 2nd generation) – 32 nm process technology
    • 4 physical cores/4 threads (except for i5-2390T which has 2 physical cores/4 threads)
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • 6 MB L3 cache (except for i5-2390T which has 3 MB)
    • 995 million transistors
    • Introduced January, 2011
    • Socket 1155 LGA
    • 2-channel DDR3-1333
    • Variants ending in 'S' have a peak TDP of 65 W; others, 95 W except where noted
    • Variants ending in 'K' have unlocked multipliers; others cannot be overclocked
    • Integrated GPU
      • i5-2500T has a peak GPU turbo frequency of 1.25 GHz, others 1.1 GHz
      • Variants ending in 'T' have GPUs running at a base frequency of 650 MHz; others at 850 MHz
      • Variants ending in '5' or 'K' have Intel HD Graphics 3000 (12 execution units), except i5-2550K which has no GPU; others have Intel HD Graphics 2000 (6 execution units)
      • Variants ending in 'P' and the i5-2550K have no GPU
    • Variants
      • i5-2390T, 2.7 GHz/3.5 GHz Turbo Boost (35 W max. TDP)
      • i5-2500T, 2.3 GHz/3.3 GHz Turbo Boost (45 W max. TDP)
      • i5-2400S, 2.5 GHz/3.3 GHz Turbo Boost
      • i5-2405S, 2.5 GHz/3.3 GHz Turbo Boost
      • i5-2500S, 2.7 GHz/3.7 GHz Turbo Boost
      • i5-2300, 2.8 GHz/3.1 GHz Turbo Boost
      • i5-2310, 2.9 GHz/3.2 GHz Turbo Boost
      • i5-2320, 3.0 GHz/3.3 GHz Turbo Boost
      • i5-2380P, 3.1 GHz/3.4 GHz Turbo Boost
      • i5-2400, 3.1 GHz/3.4 GHz Turbo Boost
      • i5-2450P, 3.2 GHz/3.5 GHz Turbo Boost
      • i5-2500, 3.3 GHz/3.7 GHz Turbo Boost
      • i5-2500K, 3.3 GHz/3.7 GHz Turbo Boost
      • i5-2550K, 3.4 GHz/3.8 GHz Turbo Boost
  • Ivy Bridge (Core i5 3rd generation) – 22 nm Tri-gate transistor process technology
    • 4 physical cores/4 threads (except for i5-3470T which has 2 physical cores/4 threads)
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • 6 MB L3 cache (except for i5-3470T which has 3 MB)
    • Introduced April, 2012
    • Socket 1155 LGA
    • 2-channel DDR3-1600
    • Variants ending in 'S' have a peak TDP of 65 W, Variants ending in 'T' have a peak TDP of 35 or 45 W (see variants); others, 77 W except where noted
    • Variants ending in 'K' have unlocked multipliers; others cannot be overclocked
    • Variants ending in 'P' have no integrated GPU; others have Intel HD Graphics 2500 or Intel HD Graphics 4000 (i5-3475S and i5-3570K only)
    • Variants
      • i5-3470T, 2.9 GHz/3.6 GHz max Turbo Boost (35 W TDP)
      • i5-3570T, 2.3 GHz/3.3 GHz max Turbo Boost (45 W TDP)
      • i5-3330S, 2.7 GHz/3.2 GHz max Turbo Boost
      • i5-3450S, 2.8 GHz/3.5 GHz max Turbo Boost
      • i5-3470S, 2.9 GHz/3.6 GHz max Turbo Boost
      • i5-3475S, 2.9 GHz/3.6 GHz max Turbo Boost
      • i5-3550S, 3.0 GHz/3.7 GHz max Turbo Boost
      • i5-3570S, 3.1 GHz/3.8 GHz max Turbo Boost
      • i5-3330, 3.0 GHz/3.2 GHz max Turbo Boost
      • i5-3350P, 3.1 GHz/3.3 GHz max Turbo Boost (69 W TDP)
      • i5-3450, 3.1 GHz/3.5 GHz max Turbo Boost
      • i5-3470, 3.2 GHz/3.6 GHz max Turbo Boost
      • i5-3550, 3.3 GHz/3.7 GHz max Turbo Boost
      • i5-3570, 3.4 GHz/3.8 GHz max Turbo Boost
      • i5-3570K, 3.4 GHz/3.8 GHz max Turbo Boost

Core i7 (2nd and 3rd generation)

[edit]
  • Sandy Bridge (Core i7 2nd generation) – 32 nm process technology
    • 4 physical cores/8 threads
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • 8 MB L3 cache
    • 995 million transistors
    • Introduced January, 2011
    • Socket 1155 LGA
    • 2-channel DDR3-1333
    • Variants ending in 'S' have a peak TDP of 65 W, others – 95 W
    • Variants ending in 'K' have unlocked multipliers; others cannot be overclocked
    • Integrated GPU
      • All variants have base GPU frequencies of 850 MHz and peak GPU turbo frequencies of 1.35 GHz
      • Variants ending in 'K' have Intel HD Graphics 3000 (12 execution units); others have Intel HD Graphics 2000 (6 execution units)
    • Variants
      • i7-2600S, 2.8 GHz/3.8 GHz Turbo Boost
      • i7-2600, 3.4 GHz/3.8 GHz Turbo Boost
      • i7-2600K, 3.4 GHz/3.8 GHz Turbo Boost
      • i7-2700K, 3.5 GHz/3.9 GHz Turbo Boost
  • Sandy Bridge-E (Core i7 3rd generation X-Series) – 32 nm process technology
    • Up to 6 physical cores/12 threads depending on model number
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • Up to 20 MB L3 cache depending on model number
    • 2.27 billion transistors
    • Introduced November, 2011
    • Socket 2011 LGA
    • 4-channel DDR3-1600
    • All variants have a peak TDP of 130 W
    • No integrated GPU
    • Variants (all marketed under "Intel Core X-series processors")[19]
      • i7-3820, 3.6 GHz/3.8 GHz Turbo Boost, 4 cores, 10 MB L3 cache
      • i7-3930K, 3.2 GHz/3.8 GHz Turbo Boost, 6 cores, 12 MB L3 cache
      • i7-3960X, 3.3 GHz/3.9 GHz Turbo Boost, 6 cores, 15 MB L3 cache
      • i7-3970X, 3.5 GHz/4.0 GHz Turbo Boost, 6 cores, 15 MB L3 cache
  • Ivy Bridge (Core i7 3rd generation) – 22 nm Tri-gate transistor process technology
    • 4 physical cores/8 threads
    • 32+32 KB (per core) L1 cache
    • 256 KB (per core) L2 cache
    • 8 MB L3 cache
    • Introduced April, 2012
    • Socket 1155 LGA
    • 2-channel DDR3-1600
    • Variants ending in 'S' have a peak TDP of 65 W, variants ending in 'T' have a peak TDP of 45 W, others – 77 W
    • Variants ending in 'K' have unlocked multipliers; others cannot be overclocked
    • Integrated GPU Intel HD Graphics 4000
    • Variants
      • i7-3770T – 2.5 GHz/3.7 GHz Turbo Boost
      • i7-3770S – 3.1 GHz/3.9 GHz Turbo Boost
      • i7-3770 – 3.4 GHz/3.9 GHz Turbo Boost
      • i7-3770K – 3.5 GHz/3.9 GHz Turbo Boost

64-bit processors: Intel 64 – Haswell microarchitecture

[edit]

Core i3 (4th generation)

[edit]
  • Haswell (Core i3 4th generation) – 22nm process technology
    • 2 physical cores/4 threads
    • 4 MB L3 cache
    • Introduced Q2'13
    • Socket 1150 LGA
    • 2-channel DDR3L-1333/1600
    • Integrated GPU
    • Variants
      • i3-4370 – 3.8 GHz


Core i5 (4th generation)

[edit]
  • Haswell (Core i5 4th generation) – 22nm process technology
    • 4 physical cores/4 threads
    • 4 MB L3 cache
    • Introduced Q2'13
    • Socket 1150 LGA
    • 2-channel DDR3L-1333/1600
    • Integrated GPU
    • Variants
      • i5-4460 – 3.2 GHz/3.40 GHz Turbo Boost
      • i5-4590 – 3.7 GHz/3.70 GHz Turbo Boost
      • i5-4690 – 3.5 GHz/3.90 GHz Turbo Boost

64-bit processors: Intel 64 – Broadwell microarchitecture

[edit]

Core i3 (5th generation)

[edit]

Core i5 (5th generation)

[edit]
  • Broadwell (Core i5 5th generation) – 14nm process technology
    • 4 physical cores/4 threads
    • 4 MB L3 cache
    • Introduced Q2'15
    • Socket 1150 LGA
    • 2-channel DDR3L-1333/1600
    • Integrated GPU
    • Variants
      • i5-5575R – 2.80 GHz/3.30 GHz Turbo Boost
      • i5-5675C – 3.10 GHz/3.60 GHz Turbo Boost
      • i5-5675R – 3.10 GHz/3.60 GHz Turbo Boost

Core i7 (5th generation, Including Core-X Series)

[edit]
  • Broadwell (Core i7 5th generation) – 14nm process technology
    • 4 physical cores/8 threads
    • 6 MB L3 cache
    • Introduced Q2'15
    • Socket 1150 LGA
    • 2-channel DDR3L-1333/1600
    • Integrated GPU
    • Variants
      • i7-5775C – 3.30 GHz/3.70 GHz Turbo Boost
      • i7-5775R – 3.30 GHz/3.80 GHz Turbo Boost
  • Broadwell-E14nm process technology
    • 6–10 physical cores/12–20 threads
    • 15–25 MB L3 cache
    • Introduced Q2'16
    • Socket 2011-v3 LGA
    • 4-channel DDR4-2133/2400
    • No Integrated GPU
    • Variants (all marketed under "Intel Core X-series processors")[19]
      • i7-6800K – 3.40 GHz/3.60 GHz Turbo Boost/3.80 GHz Turbo Boost Max Technology 3.0 Frequency 15 MB L3 cache
      • i7-6850K – 3.60 GHz/3.80 GHz Turbo Boost/4.00 GHz Turbo Boost Max Technology 3.0 Frequency 15 MB L3 cache
      • i7-6900K – 3.20 GHz/3.70 GHz Turbo Boost/4.00 GHz Turbo Boost Max Technology 3.0 Frequency 20 MB L3 cache
      • i7-6950X – 3.00 GHz/3.50 GHz Turbo Boost/4.00 GHz Turbo Boost Max Technology 3.0 Frequency 25 MB L3 cache

Other Broadwell CPUs

[edit]

Not listed (yet) are several Broadwell-based CPU models:[20]

  • Server and workstation CPUs
    • single-CPU: Pentium D15nn, Xeon D-15nn, Xeon E3-12nn v4, Xeon E5-16nn v4
    • dual-CPU: Xeon E5-26nn v4
    • quad-CPU: Xeon E5-46nn v4, Xeon E7-48nn v4
    • octo-CPU: Xeon E7-88nn v4
  • Embedded CPUs
    • Core i7-57nnEQ, Core i7-58nnEQ
  • Mobile CPUs
    • Celeron 32nnU, Celeron 37nnU
    • Pentium 38nnU
    • Core M-5Ynn
    • Core i3-50nnU
    • Core i5-5nnnU
    • Core i7-55nnU, Core i7-56nnU, Core i7-57nnHQ, Core i7-59nnHQ

Note: this list does not say that all processors that match these patterns are Broadwell-based or fit into this scheme. The model numbers may have suffixes that are not shown here.

64-bit processors: Intel 64 – Skylake microarchitecture

[edit]

Core i3 (6th generation)

[edit]
  • Skylake (Core i3 6th generation) – 14 nm process technology
    • 2 physical cores/4 threads
    • 3–4 MB L3 cache
    • Introduced Q3'15
    • Socket 1151 LGA
    • 2-channel DDR3L-1333/1600, DDR4-1866/2133
    • Integrated GPU Intel HD Graphics 530 (only i3-6098P have HD Graphics 510)
    • Variants
      • i3-6098P – 3.60 GHz
      • i3-6100T – 3.20 GHz
      • i3-6100 – 3.70 GHz
      • i3-6300T – 3.30 GHz
      • i3-6300 – 3.80 GHz
      • i3-6320 – 3.90 GHz

Core i5 (6th generation)

[edit]
  • Skylake (Core i5 6th generation) – 14nm process technology
    • 4 physical cores/4 threads
    • 6 MB L3 cache
    • Introduced Q3'15
    • Socket 1151 LGA
    • 2-channel DDR3L-1333/1600, DDR4-1866/2133
    • Integrated GPU Intel HD Graphics 530
    • Variants
      • i5-6300HQ – 2.30/3.20 GHz Turbo Boost
      • i5-6400T – 2.20 GHz/2.80 GHz Turbo Boost
      • i5-6400 – 2.70 GHz/3.30 GHz Turbo Boost
      • i5-6440hq
      • i5-6500T – 2.50 GHz/3.10 GHz Turbo Boost
      • i5-6500 – 3.20 GHz/3.60 GHz Turbo Boost
      • i5-6600T – 2.70 GHz/3.50 GHz Turbo Boost
      • i5-6600 – 3.30 GHz/3.90 GHz Turbo Boost
      • i5-6600K – 3.50 GHz/3.90 GHz Turbo Boost

Core i7 (6th generation)

[edit]
  • Skylake (Core i7 6th generation) – 14nm process technology
    • 4 physical cores/8 threads
    • 8 MB L3 cache
    • Introduced Q3'15
    • Socket 1151 LGA
    • 2-channel DDR3L-1333/1600, DDR4-1866/2133
    • Integrated GPU Intel HD Graphics 530
    • Variants
      • i7-6700T – 2.80 GHz/3.60 GHz Turbo Boost
      • i7-6700 – 3.40 GHz/4.00 GHz Turbo Boost
      • i7-6700K – 4.00 GHz/4.20 GHz Turbo Boost

Other Skylake processors

[edit]

Many Skylake-based processors are not yet listed in this section: mobile i3/i5/i7 processors (U, H, and M suffixes), embedded i3/i5/i7 processors (E suffix), certain i7-67nn/i7-68nn/i7-69nn.[21] Skylake-based "Core X-series" processors (certain i7-78nn and i9-79nn models) can be found under current models.

64-bit processors: Intel 64 (7th generation) – Kaby Lake microarchitecture

[edit]

64-bit processors: Intel 64 (8th and 9th generation) – Coffee Lake microarchitecture

[edit]

64-bit processors: Intel 64 – Cannon Lake microarchitecture

[edit]

64-bit processors: Intel 64 (10th generation) – Ice Lake microarchitecture

[edit]

64-bit processors: Intel 64 (10th generation) – Comet Lake microarchitecture

[edit]

64-bit processors: Intel 64 (11th generation) – Tiger Lake microarchitecture

[edit]

64-bit processors: Intel 64 (12th generation) – Alder Lake microarchitecture

[edit]

64-bit processors: Intel 64 (13th and 14th generation) – Raptor Lake microarchitecture

[edit]


Intel Xeon Phi

[edit]

Manycore processors, originating from the cancelled Larrabee processor.

  • 2010: Knights Ferry (32-core processor prototype on 45nm)
  • 2012: Knights Corner (Xeon Phi x100 series, with 57 to 61 cores on 22nm)
  • 2016: Knights Landing (Xeon Phi x200 series, with 64 to 72 cores on 14nm; introduced AVX-512)
  • 2017: Knights Mill (Xeon phi x205 series, with 64 to 72 cores on 14nm; added improved support for deep learning)

Intel Atom

[edit]

Intel Quark

[edit]

A product line of SoCs and microcontrollers, targetting much lower size and power consumption than Intel Atom.

  • 2013: Clanton (Quark X1000, SoC at 400 MHz, i586 instruction set with x87)
  • 2015: Silver Butte (Quark D1000, microcontroller at 32 MHz, runs reduced version of the IA-32 instruction set)
  • 2015: Mint Valley (Quark D2000, microcontroller at 32 MHz, i586 instruction set without x87)
  • 2015: Atlas Peak (Quark SE C1000, microcontroller at 32 MHz. i586 instruction set without x87)
  • 2017: Sue Creek (Quark S1000, non-x86[22])

C&T F8680

[edit]

The F8680 was an 80186-class SoC originally developed by Chips and Technologies, Inc. − after Intel acquired C&T in 1997, Intel continued shipments of this SoC until 2000.[23]

Intel 805xx product codes

[edit]

Intel discontinued the use of part numbers such as 80486 in the marketing of mainstream x86-architecture processors with the introduction of the Pentium brand in 1993. However, numerical codes, in the 805xx range, continued to be assigned to these processors for internal and part numbering uses. The following is a list of such product codes in numerical order:

Product code Marketing name(s) Codename(s)
80500 Pentium P5 (A-step)
80501 Pentium P5
80502 Pentium P54C, P54CS
80503 Pentium with MMX Technology P55C, Tillamook
80521 Pentium Pro P6
80522 Pentium II Klamath
80523 Pentium II, Celeron, Pentium II Xeon Deschutes, Covington, Drake
80524 Pentium II, Celeron Dixon, Mendocino
80525 Pentium III, Pentium III Xeon Katmai, Tanner
80526 Pentium III, Celeron, Pentium III Xeon Coppermine, Cascades
80528 Pentium 4, Xeon Willamette (Socket 423), Foster
80529 canceled Timna
80530 Pentium III, Celeron Tualatin
80531 Pentium 4, Celeron Willamette (Socket 478)
80532 Pentium 4, Celeron, Xeon Northwood, Prestonia, Gallatin
80533 Pentium III Coppermine (cD0-step)
80534 Pentium 4 SFF Northwood (small form factor)
80535 Pentium M, Celeron M 310–340 Banias
80536 Pentium M, Celeron M 350–390 Dothan
80537 Core 2 Duo T5xxx, T7xxx, Celeron M 5xx Merom
80538 Core Solo, Celeron M 4xx Yonah
80539 Core Duo, Pentium Dual-core T-series Yonah
80541 Itanium Merced
80542 Itanium 2 McKinley
80543 Itanium 2 Madison
80546 Pentium 4, Celeron D, Xeon Prescott (Socket 478), Nocona, Irwindale, Cranford, Potomac
80547 Pentium 4, Celeron D Prescott (LGA 775)
80548 canceled Tejas and Jayhawk
80549 Itanium 2 90xx Montecito
80550 Dual-core Xeon 71xx Tulsa
80551 Pentium D, Pentium EE, Dual-core Xeon Smithfield, Paxville DP
80552 Pentium 4, Celeron D Cedar Mill
80553 Pentium D, Pentium EE Presler
80554 Celeron 800/900/1000 ULV Shelton
80555 Dual-core Xeon 50xx Dempsey
80556 Dual-core Xeon 51xx Woodcrest
80557 Core 2 Duo E4xxx. E6xxx, Dual-core Xeon 30xx, Pentium Dual-core E2xxx Conroe
80560 Dual-core Xeon 70xx Paxville MP
80562 Core 2 Quad, Core 2 Extreme QX6xxx, Quad-core Xeon 32xx Kentsfield
80563 Quad-core Xeon 53xx Clovertown
80564 Xeon 7200 Tigerton-DC
80565 Xeon 7300 Tigerton
80566 Atom Z5xx Silverthorne
80567 Itanium 91xx Montvale
80569 Core 2 Quad Q9xxx, Core 2 Extreme QX9xxx, Xeon 33xx Yorkfield
80570 Core 2 Duo E8xxx, Xeon 31xx Wolfdale
80571 Core 2 Duo E7xxx, Pentium Dual-core E5xxx, Pentium Dual-core E2210 Wolfdale-3M
80573 Xeon 5200 Wolfdale-DP
80574 Core 2 Extreme QX9775, Xeon 5400 Harpertown
80576 Core 2 Duo P7xxx, T8xxx, P8xxx, T9xxx, P9xxx, SL9xxx, SP9xxx, Core 2 Extreme X9xxx Penryn
80577 Core 2 Duo P7xxx, P8xxx, SU9xxx, T6xxx, T8xxx Penryn-3M
80578 EP80578 Vermilion Range
80579 EP80579 Tolapai
80580 Core 2 Quad Q8xxx, Q9xxx, Xeon 33xx Yorkfield-6M
80581 Core 2 Quad Q9xxx Penryn-QC
80582 Xeon 74xx Dunnington
80583 Xeon 74xx Dunnington-QC
80584 Xeon X33x3 LV Yorkfield CL
80585 Core 2 Solo SU3xxx, Celeron 7xx, 9xx Penryn-L
80586 Atom 2xx, N2xx Diamondville
80587 Atom 3xx Diamondville DC
80588 Xeon L3014, E3113 Wolfdale-CL

Intel 806xx product codes

[edit]
Product code Marketing name(s) Codename(s)
80601 Core i7-9xx, Core i7-9xx Extreme Edition Bloomfield
80602 Xeon 55xx Gainestown
80603 Itanium 93xx Tukwila
80604 Xeon 65xx, Xeon 75xx Beckton
80605 Core i5-7xx, Core i7-8xx, Xeon 34xx Lynnfield
80606 canceled Havendale
80607 Core i7-7xx QM, Core i7-8xx QM, Core i7-9xx XM Clarksfield
80608 canceled Auburndale
80609 Atom Z6xx Lincroft
80610 Atom N400, D400, D500 Pineview
80611 canceled Larrabee
80612 Xeon C35xx, Xeon C55xx Jasper Forest
80613 Core i7-9xxX, Xeon 36xx Gulftown
80614 Xeon 56xx Westmere-EP
80615 Xeon E7-28xx, Xeon E7-48xx, Xeon E7-88xx Westmere-EX
80616 Pentium G6xxx, Core i3-5xx, Core i5-6xx Clarkdale
80617 Mobile Core i5-5xx, Core i7-6xxM/UM/LM Arrandale
80618 Atom E6x0 Tunnel Creek
80619 Core i7-3xxx Sandy Bridge-EP
80620 Xeon E5-24xx, Xeon E5-14xx, Pentium 14xx Sandy Bridge-EN
80621 Xeon E5-16xx, Xeon E5-26xx, Xeon E5-46xx Sandy Bridge-EP-8, Sandy Bridge-EP-4
80622 Sandy Bridge-EP-8
80623 Core i3/i5/i7-2xxx, Pentium Gxxx, Xeon E3-12xx Sandy Bridge-HE-4, Sandy Bridge-M-2
80627 Mobile Core i3/i5/i7-2xxxM, Pentium Bxxx, Celeron Bxxx Sandy Bridge-HE-4, Sandy Bridge-H-2, Sandy Bridge-M-2
80631 Itanium 95xx Poulson
80632 Atom E6x5C Stellarton
80633 Core i7-48xx, -49xx Ivy Bridge-E
80634 Xeon E5-24xx-v2, E5-14xx-v2, Pentium-14xx-v2 Ivy Bridge-EN
80635 Xeon E5-26xx-v2, E5-16xx-v2 Ivy Bridge-EP
80636 Xeon E7-v2 Ivy Bridge-EX
80637 Core i3/i5/i7-3xxx, Xeon E3-12xx-v2 Ivy Bridge
80638 Mobile Core i3/i5/i7-3xxxM Ivy Bridge
80640 Atom Z24xx Penwell
80641 Atom D2xxx, Atom N2xxx Cedarview
80642 Atom Z2xxx Penwell
80643 Xeon E5-14xx/24xx-v3 Haswell-EN
80644 Xeon E5-16xx/26xx-v3 Haswell-EP
80645 Xeon E7-48xx/88xx-v3 Haswell-EX
80646 Core i3/i5/i7 – 4xxx, Pentium G3xxx, Celeron G18xx, Xeon E3-12xx-v3 Haswell
80647 Mobile Core i5/i7 – 4xxxM Haswell-H, Haswell-M
80648 Core i7-58xx, -59xx Haswell-E
80649 Xeon Phi x100 Knight's Corner
80650 Atom Z27xx Cloverview
80651 Atom Z25xx Cloverview
80652 Atom Z34xx Merrifield
80653 Atom Z36xx, Atom Z37xx, Atom E38xx, Celeron N28xx, Celeron J1xxx, Celeron J28xx, Celeron J29xx, Pentium A10xx, Pentium J2xxx, Pentium N35xx Bay Trail-T, Bay Trail-I, Bay Trail-D, Bay Trail-M
80654 Atom C23xx Avoton
80655 Atom C2356 Rangeley
80658 Core i3/i5/i7 – 5xxx, Core M – 5Yxx Broadwell-Y, Broadwell-U, Broadwell-H
80660 Xeon E5-16xx-v4, Xeon E5-26xx-v4 Broadwell-EP
80661 Quark SoC X10xx Clanton
80662 Core i3/i5/i7-6xxx, Core m3/m5/m7-6Yxx, Pentium G4xxx, Xeon E3-12xx v5, Xeon E3-15xxM v5 Skylake
80663 Atom Z35xx Moorefield
80664 Atom x5-Z8xxx Cherry Trail
80665 Atom x5-E8000, Celeron N3xxx, Pentium N37xx, Celeron J3xxx, Pentium J37xx Braswell
80667 Xeon Phi x200 (standalone socketed processors) Knights Landing
80668 Celeron N/J33xx, Pentium N/J42xx, Atom x5/7-E39xx Apollo Lake
80671 Core i7-68xx, -69xx Broadwell-E
80673 Xeon Bronze/Silver/Gold/Platinum x1xx, Xeon D-21xx, Xeon W-21xx, 3175X, Core i7/i9-7xxx, 9xxx Skylake-X, Skylake-SP, Skylake-DE
80674 Xeon D-15xx Broadwell
80677 Core i3/i5/i7-7xxx Kaby Lake, Amber Lake
80679 Itanium 97xx Kittson
80680 Celeron N/J4xxx, Pentium N/J5xxx Gemini Lake
80682 Xeon D-16xx Hewitt Lake
80683 Xeon Phi 72x5 Knights Mill
80684 Core i3/i5/i7-8xxx, -8Yxx, 9xxx Coffee Lake, Whiskey Lake
80686 Xeon D-x7xx Ice Lake
80689 Core i3/i5/i7-10xxGx, Xeon Bronze/Silver/Gold/Platinum x3xx, Xeon W-33xx Ice Lake
80690 Core i3/i5/i7-11xxGx Tiger Lake
80691 Core i3/i5-LxxGx Lakefield
80692 Atom P5xxx Snow Ridge
80695 Xeon Bronze/Silver/Gold/Platinum x2xx, Xeon W-32xx Cascade Lake
80697 Celeron N45xx/51xx, Pentium Silver N60xx Jasper Lake

Intel 807xx product codes

[edit]
Product code Marketing name(s) Codename(s)
80701 Core i3/i5/i7/i9-10xxx Comet Lake
80703 Atom X6xx, Celeron N/J62xx, Pentium N/J64xx Elkhart Lake
80706 Xeon Gold/Platinum x3xxH Cooper Lake
80708 Core i5/i7/i9-11xxx Rocket Lake
80713 Xeon Bronze/Silver/Gold/Platinum/Max x4xx, Xeon w3/w5/w7/w9-x4xx Sapphire Rapids
80715 Atom X7xx, Core i3/i5/i7/i9-12xxx, -13xxx, -14xxx, Core 3/5/7/9 1xx, 2xx Alder Lake, Raptor Lake
80719 Atom C5xxx Parker Ridge
80720 Xeon 6xxxP Granite Rapids
80722 Xeon Silver/Gold/Platinum x5xx Emerald Rapids
80723 Core Ultra 5/7/9 1xx Meteor Lake
80765 Atom C3xxx Denverton
80768 Core Ultra 5/7/9 2xx Arrow Lake
80771 Xeon 6xxxE Sierra Forest

See also

[edit]

Notes

[edit]

References

[edit]
[edit]
Revisions and contributorsEdit on WikipediaRead on Wikipedia
from Grokipedia
The list of Intel processors comprises a comprehensive catalog of microprocessors developed by Intel Corporation since its founding in 1968, spanning from the pioneering 4004 in 1971—the world's first commercially available single-chip microprocessor—to contemporary families like the Intel Core Ultra series introduced in the 2020s. These processors power a wide array of computing devices, including desktops, laptops, servers, and embedded systems, and are organized chronologically by introduction year, architecture family (such as x86), and product lines including Pentium, Celeron, Xeon, and Atom. Intel's processor evolution began with memory products but pivoted to microprocessors in the early 1970s, marking key milestones like the 8086 in 1978, which established the foundational x86 instruction set architecture still dominant today. Subsequent generations introduced innovations such as the 80386 (1985) for 32-bit computing, the Pentium (1993) for multimedia acceleration, and the first multicore processors in 2005 to enhance parallel processing capabilities. By the 2000s, the Core family—debuting with the Core 2 series in 2006 and expanding to Core i7 in 2008—shifted focus to energy efficiency and integrated graphics, while server-oriented Xeon processors emerged in 1998 for enterprise workloads. Modern Intel processors adhere to structured naming conventions that indicate performance tiers, generations, and features: for instance, the Core series uses identifiers like i9, i7, i5, and i3 followed by a three-digit SKU (e.g., i9-14900K for 14th generation), with suffixes such as K (unlocked for overclocking), H (high-performance mobile), or T (low-power). The Intel Core Ultra lineup, launched starting in 2023, incorporates neural processing units (NPUs) for AI acceleration and is divided into Ultra 9, 7, and 5 tiers, reflecting Intel's emphasis on hybrid architectures combining performance and efficiency cores. Value-oriented brands like Pentium and Celeron continue to offer budget options with simplified naming, such as four-digit models or N-series prefixes for entry-level tasks. This list not only documents technical specifications like clock speeds, cache sizes, and lithography processes but also highlights Intel's role in driving computing advancements from the microprocessor era to AI-enabled systems.

Latest Processors

Core Ultra Series 2 Desktop (Arrow Lake)

Unlike the 13th and 14th generation processors, the Core Ultra Series 2 desktop processors (Arrow Lake) do not suffer from hardware degradation or burning issues. Initial launch stability problems related to BIOS, Windows, and driver incompatibilities were resolved through updates in late 2024 and early 2025, leading to normal stability without widespread reports of crashes or failures. However, gaming performance remains lower compared to competitors. The Intel Core Ultra Series 2 Desktop processors, codenamed Arrow Lake-S, represent the company's first enthusiast-class desktop CPUs utilizing a multi-chip module (MCM) design, integrating up to 24 hybrid cores comprising Performance (P) and Efficient (E) cores on a new LGA 1851 socket. These processors emphasize AI acceleration through an integrated Neural Processing Unit (NPU) delivering 13 TOPS of performance, alongside integrated Intel Arc Graphics based on the Xe-LPG architecture with up to 4 Xe-cores for improved visual workloads. Manufactured using TSMC's N3B process for the compute tile, N5P for the GPU tile, and N6 for I/O tiles, assembled via Intel's Foveros 3D packaging, they support DDR5-6400 memory (up to 192 GB) and up to 20 PCIe 5.0 lanes (16 for GPUs, 4 for storage) plus additional PCIe 4.0 lanes. The initial lineup, launched on October 24, 2024, includes unlocked "K" and "KF" (no integrated graphics) variants targeted at high-performance builds with 125W base TDP and up to 250W turbo power. Additional locked non-K models, including 65W and low-power 35W "T" variants for more compact or efficiency-focused systems, were released on January 13, 2025, expanding accessibility with support for budget-oriented 800-series chipsets like B860. The following table summarizes the Core Ultra 200S models:
ModelCores (P+E)Max Turbo (P-core)L3 CacheBase TDP / Max Turbo PowerRelease DateNotes
Core Ultra 9 285K8+16 (24)5.7 GHz36 MB125W / 250WOct 24, 2024Unlocked, iGPU
Core Ultra 9 2858+16 (24)5.6 GHz36 MB65W / 182WJan 13, 2025Locked, iGPU
Core Ultra 9 285T8+16 (24)5.4 GHz36 MB35W / 112WJan 13, 2025Low-power, iGPU
Core Ultra 7 265K8+12 (20)5.5 GHz30 MB125W / 250WOct 24, 2024Unlocked, iGPU
Core Ultra 7 265KF8+12 (20)5.5 GHz30 MB125W / 250WOct 24, 2024Unlocked, no iGPU
Core Ultra 7 2658+12 (20)5.3 GHz30 MB65W / 182WJan 13, 2025Locked, iGPU
Core Ultra 7 265F8+12 (20)5.3 GHz30 MB65W / 182WJan 13, 2025Locked, no iGPU
Core Ultra 7 265T8+12 (20)5.3 GHz30 MB35W / 112WJan 13, 2025Low-power, iGPU
Core Ultra 5 245K6+8 (14)5.2 GHz24 MB125W / 250WOct 24, 2024Unlocked, iGPU
Core Ultra 5 245KF6+8 (14)5.2 GHz24 MB125W / 250WOct 24, 2024Unlocked, no iGPU
Core Ultra 5 2456+8 (14)5.1 GHz24 MB65W / 121WJan 13, 2025Locked, iGPU
Core Ultra 5 245T6+8 (14)5.1 GHz24 MB35W / 114WJan 13, 2025Low-power, iGPU
Core Ultra 5 2356+8 (14)5.0 GHz24 MB65W / 121WJan 13, 2025Locked, iGPU
Core Ultra 5 235T6+8 (14)5.0 GHz24 MB35W / 114WJan 13, 2025Low-power, iGPU
Core Ultra 5 2256+4 (10)4.9 GHz20 MB65W / 121WJan 13, 2025Locked, iGPU
Core Ultra 5 225F6+4 (10)4.9 GHz20 MB65W / 121WJan 13, 2025Locked, no iGPU
These processors leverage the Lion Cove P-core architecture, which delivers approximately 9% instructions per cycle (IPC) uplift over the Raptor Cove P-cores in the prior Raptor Lake generation, and the Skymont E-core architecture, offering up to 38% IPC improvement in integer workloads compared to previous E-cores. This hybrid design, combined with enhanced thread scheduling via Intel Thread Director, enables up to 15% better multithreaded productivity performance at similar power levels to Raptor Lake, particularly in AI-accelerated tasks like content creation and data analysis. The series also introduces advanced overclocking capabilities, including per-core tuning and support for DDR5 overclocking via Intel Extreme Memory Profile (XMP), targeting enthusiasts building upgradeable desktop systems distinct from the soldered, low-power mobile variants.

Core Ultra Series 2 Mobile (Lunar Lake and Arrow Lake)

The Intel Core Ultra Series 2 mobile processors encompass the 200V (Lunar Lake) and 200U/H/HX (Arrow Lake) families, designed for laptops emphasizing AI acceleration, power efficiency, and integrated graphics advancements in 2024-2025 devices. Lunar Lake targets ultra-thin-and-light form factors with on-package memory integration, while Arrow Lake extends to higher-performance mobile segments using a disaggregated tile architecture on Intel's advanced nodes, including support for Thunderbolt 5. Both leverage Lion Cove P-cores and Skymont E-cores for improved instructions per cycle and efficiency over prior generations. Lunar Lake processors, released in September 2024, feature eight cores (four performance P-cores and four efficient E-cores) across all models, with no hyper-threading for a total of eight threads. The flagship Core Ultra 9 288V operates at a base frequency of 3.3 GHz, boosting up to 5.1 GHz on P-cores and 3.7 GHz on E-cores, with 12 MB of L3 cache and a base TDP of 30 W (configurable from 17 W minimum to 37 W maximum turbo power). Mid-range options include the Core Ultra 7 258V and 256V, boosting up to 4.8 GHz on P-cores with similar cache and TDP configurations, while the Core Ultra 5 228V reaches up to 4.5 GHz. A key innovation is the on-package LPDDR5X-8533 memory, available in 16 GB (single-rank) or 32 GB (dual-rank) capacities, which reduces latency and power draw compared to off-package DRAM. Graphics are powered by the Battlemage-based Intel Arc with up to eight Xe2 cores (Arc 140V on the 288V), delivering up to 67 TOPS of AI performance from the GPU, complemented by an NPU 4.0 providing 48 TOPS for a total platform AI capability of 120 TOPS (including ~15 TOPS from the CPU). Arrow Lake mobile processors, launched on January 6, 2025, scale to higher core counts for demanding workloads, utilizing a multi-chip module (MCM) design with disaggregated tiles fabricated on Intel 3 and 20A process nodes. The top-tier Core Ultra 9 285H offers 16 cores (six P-cores, eight E-cores, and two low-power E-cores) with 24 MB L3 cache, boosting up to 5.4 GHz on P-cores at a 45 W base TDP (up to 115 W turbo), while the 285HX variant expands to 24 cores (eight P-cores and 16 E-cores) for enthusiast mobile use at higher TDPs up to 115 W. Core Ultra 7 models like the 265H and 255H provide up to 16 cores with base TDPs around 28 W, and U-series variants such as the 265U and 255U target 15 W efficiency for always-on scenarios with up to 12 cores. Entry-level Core Ultra 5 options, including the 245HX, 235H, and 225H, feature up to 14 cores at 28-45 W TDPs, with U-series at 15 W. These processors support up to 99 TOPS total AI performance on H-series models via an enhanced NPU (13 TOPS on HX) and Arc graphics with eight Xe cores, alongside Thunderbolt 5 for faster connectivity. Compared to Meteor Lake, Arrow Lake delivers up to 41% better multi-threaded performance at similar power levels, driven by architectural refinements and process improvements.
Model FamilyExample ModelsCores (P+E+LP-E)Max P-Core BoostL3 CacheBase TDP (Configurable Range)GraphicsKey AI (TOPS)
Lunar Lake (200V)Core Ultra 9 288V4+4+05.1 GHz12 MB30 W (17-37 W)Arc 140V (8 Xe2)120 total (48 NPU)
Core Ultra 7 258V/256V4+4+04.8 GHz12 MB30 W (17-37 W)Arc 130V (7 Xe2)120 total (48 NPU)
Core Ultra 5 228V4+4+04.5 GHz8 MB17 W (8-37 W)Arc 130V (7 Xe2)~100 total (40 NPU)
Arrow Lake (200H/HX/U)Core Ultra 9 285H/HX6+8+2 / 8+16+05.4 GHz / 5.5 GHz24 MB / 36 MB45 W (35-115 W) / 55 W (45-115 W)Arc 140T (8 Xe)99 total (13 NPU)
Core Ultra 7 265H/255H6+8+25.0 GHz24 MB28 W (28-65 W)Arc 130T (7 Xe)~80 total (13 NPU)
Core Ultra 5 235H/225H4+8+24.6 GHz18 MB28 W (28-65 W)Arc 130T (7 Xe)~70 total (13 NPU)

Core Series 2 (Raptor Lake U Re-refresh)

The Core Series 2 (Raptor Lake U Re-refresh) represents Intel's entry-level mobile processor lineup for budget-oriented thin-and-light laptops, launched in the first quarter of 2025 as a clock-speed optimized refresh of the Raptor Lake-U architecture. These processors, branded under the Core 100U series, maintain the hybrid core design of prior generations while delivering modest efficiency gains, targeting everyday productivity tasks without dedicated AI acceleration hardware. Positioned below the premium 14th Generation Core Mobile offerings, they emphasize affordability and power efficiency for mainstream ultrabooks. Key models include the Core 7 250U, featuring 10 cores (2 Performance-cores and 8 Efficient-cores), 12 threads, a maximum turbo frequency of 5.4 GHz, 12 MB of L3 cache, and a 15 W base TDP configurable up to 55 W turbo power. The Core 5 220U shares the same core count and thread configuration but with a lower maximum turbo of 5.0 GHz, also at 12 MB L3 cache and 15 W TDP. Both utilize the Intel 7 (10 nm-class) manufacturing process, enabling reliable performance in low-power envelopes suitable for fanless or slim designs. Notable features encompass integrated Intel Graphics with up to 96 execution units for basic visual tasks, support for dual-channel DDR5-5200 or LPDDR5-6400 memory up to 96 GB, and the absence of a dedicated Neural Processing Unit (NPU), distinguishing them from AI-focused Core Ultra processors. These chips prioritize single-threaded efficiency for web browsing, office applications, and light content creation, with connectivity options including PCIe 5.0 and Thunderbolt 4 compatibility via system implementation. In benchmarks, the series achieves up to 14% higher single-core performance compared to the preceding Raptor Lake-U generation, attributed to elevated clock speeds and refined power management, while maintaining similar multi-threaded capabilities focused on sustained efficiency rather than peak throughput. This refresh extends the lifecycle of the Raptor Lake architecture for cost-sensitive segments without introducing new silicon.

14th Generation Core Desktop (Raptor Lake Refresh)

The 14th Generation Intel Core desktop processors, known as Raptor Lake Refresh, are a refreshed iteration of the Raptor Lake-S architecture, emphasizing higher clock speeds for enhanced single-threaded performance while maintaining the hybrid Performance-core (P-core) and Efficient-core (E-core) design. Fabricated on Intel's Intel 7 process node (10 nm class), these processors use the LGA 1700 socket and support dual-channel DDR5-5600 or DDR4-3200 memory, along with PCIe 5.0 for GPUs and SSDs. All models integrate Intel UHD Graphics 770, suitable for basic display output and light graphics tasks. Key models in the unlocked "K" series target enthusiasts, with the Core i9-14900K leading as the flagship with 24 cores (8 P-cores + 16 E-cores), 32 threads, a maximum turbo frequency of 6.0 GHz, 36 MB Intel Smart Cache, and a 125 W base TDP (up to 253 W turbo). The special-edition Core i9-14900KS variant increases the max turbo to 6.2 GHz for superior overclocking potential, retaining the same core configuration and cache. The Core i7-14700K features 20 cores (8 P-cores + 12 E-cores), 28 threads, up to 5.6 GHz turbo, 33 MB cache, and the same 125 W TDP, providing 50% more E-cores than the 13th Gen i7-13700K for better multi-threaded efficiency. The entry-level K-series option, Core i5-14600K, delivers 14 cores (6 P-cores + 8 E-cores), 20 threads, up to 5.3 GHz turbo, 24 MB cache, and 125 W TDP.
ModelCores (P+E)ThreadsMax Turbo (GHz)L3 Cache (MB)TDP (W)Release Date
i9-14900K24 (8+16)326.036125Oct 2023
i9-14900KS24 (8+16)326.236125Mar 2024
i7-14700K20 (8+12)285.633125Oct 2023
i5-14600K14 (6+8)205.324125Oct 2023
Non-K variants, such as the Core i9-14900, i7-14700, and i5-14600, offer similar core counts but with lower clock speeds (e.g., i9-14900 up to 5.8 GHz), reduced TDPs (65 W base), and locked multipliers for mainstream builds; F-suffix models omit integrated graphics. The lineup launched on October 17, 2023, with the i9-14900KS following on March 14, 2024, extending support for the LGA 1700 platform into 2024. These processors excel in gaming scenarios due to elevated P-core frequencies, with the Core i9-14900K showing minimal difference (<5% FPS) over the Core i7-14700K in benchmarks due to their identical 8 P-cores that primarily drive gaming performance, while productivity workloads benefit from the i9's additional E-cores; unlocked K-series models enable overclocking for further gains in high-end desktops.

14th Generation Core Mobile (Meteor Lake and Raptor Lake Refresh)

The 14th Generation Intel Core mobile processors encompass two primary architectures: the innovative Meteor Lake-based Core Ultra Series 1, introduced as Intel's first chiplet (multi-chip module) design for laptops, and the Raptor Lake Refresh variants under the traditional Core i branding, which extend high-performance options to mobile HX, H, and U series. Launched between late 2023 and early 2024, these processors emphasize hybrid core architectures combining performance (P-cores) and efficient (E-cores) designs, with Meteor Lake adding low-power efficient (LP-E) cores and dedicated AI acceleration via a neural processing unit (NPU). While Meteor Lake prioritizes power efficiency and integrated AI capabilities for thin-and-light laptops, the Raptor Lake Refresh focuses on boosting core counts and clock speeds for demanding workloads like gaming and content creation in thicker chassis. Meteor Lake processors, rebranded as Intel Core Ultra Series 1, represent a shift to a tile-based multi-chip module (MCM) architecture fabricated on the Intel 4 process node, integrating compute, graphics, and I/O tiles for improved efficiency and scalability. Released on December 14, 2023, these chips introduce the first integrated NPU in an Intel client processor, delivering up to 11 TOPS of INT8 performance for AI tasks, contributing to a total platform AI compute capability of 34 TOPS when combined with CPU and GPU contributions; this enables features like Microsoft Copilot+ PC certification for on-device AI processing. They also feature Intel Arc graphics with up to 8 Xe-cores, supporting hardware-accelerated ray tracing and AV1 encoding, alongside support for LPDDR5X-7467 memory up to 96 GB. The hybrid core setup includes Redwood Cove P-cores, Crestmont E-cores, and LP-E cores on the SoC tile for always-on efficiency, with power envelopes tailored for mobile use from 9W to 115W. Representative Meteor Lake models include the flagship Core Ultra 7 165H, with 16 cores (6 P-cores up to 5.0 GHz, 8 E-cores up to 3.8 GHz, 2 LP-E cores up to 2.5 GHz), 22 threads, 24 MB L3 cache, and a configurable TDP from 28W base to 115W maximum turbo power. The mid-range Core Ultra 5 125H offers 14 cores (4 P-cores up to 4.5 GHz, 8 E-cores up to 3.6 GHz, 2 LP-E cores), 18 threads, 18 MB L3 cache, and the same 28-115W TDP range, paired with 7 Arc Xe-cores for graphics. For ultra-low-power scenarios, the Core Ultra 7 155U provides 12 cores (2 P-cores up to 4.8 GHz, 8 E-cores up to 3.8 GHz, 2 LP-E cores), 14 threads, 12 MB L3 cache, and a 15-57W TDP envelope with 4 Arc Xe-cores. These configurations deliver up to 2.2x better graphics performance over prior generations in integrated setups, while the NPU enables efficient handling of AI workloads like image generation and video enhancement without draining battery life. The Raptor Lake Refresh mobile lineup, built on the Intel 7 process node, refreshes the 13th Generation architecture by increasing E-core counts for better multithreaded efficiency, supporting up to 192 GB DDR5-5600 memory, and maintaining compatibility with LGA 1700 platforms in mobile form factors. Announced at CES 2024 and released in Q1 2024, these processors lack a dedicated NPU but incorporate Intel Deep Learning Boost for AI acceleration via CPU extensions, targeting high-end laptops with discrete GPUs. They feature Raptor Cove P-cores and Gracemont E-cores, with unlocked multipliers in HX series for overclocking potential, and integrated UHD Graphics for basic display output. Power configurations range from 15W for U-series efficiency to 157W turbo in HX models, enabling sustained high performance in gaming and professional applications. Key Raptor Lake Refresh mobile examples include the top-tier Core i9-14900HX in the HX series, featuring 24 cores (8 P-cores up to 5.8 GHz, 16 E-cores up to 4.1 GHz), 32 threads, 36 MB L3 cache, and a 55-157W TDP for enthusiast gaming laptops. The Core i7-14700HX follows with 20 cores (8 P-cores up to 5.5 GHz, 12 E-cores up to 3.9 GHz), 28 threads, 33 MB L3 cache, and identical power specs, offering a balance of performance and thermal headroom. In the entry-level HX tier, the Core i5-14500HX provides 14 cores (6 P-cores up to 4.9 GHz, 8 E-cores up to 3.7 GHz), 20 threads, 24 MB L3 cache, and 55-157W TDP. For H-series mid-range, models like the Core i7-14700H deliver 20 cores (8 P + 12 E) up to 5.6 GHz with 45-115W TDP, while U-series options such as the Core 7 150U (10 cores: 2 P + 8 E, 15 W TDP) prioritize battery life with up to 10 cores at 15-55W. These refreshes provide up to 15% better multithreaded performance over 13th Gen equivalents due to additional E-cores.
ModelCores (P+E)Max P-core Freq.L3 CacheTDP (Base/Max)GraphicsLaunch
Core Ultra 7 165H (Meteor Lake)6+8+2 LP-E5.0 GHz24 MB28W/115WArc (8 Xe)Q4 2023
Core Ultra 5 125H (Meteor Lake)4+8+2 LP-E4.5 GHz18 MB28W/115WArc (7 Xe)Q4 2023
Core i9-14900HX (Raptor Lake Refresh)8+165.8 GHz36 MB55W/157WUHDQ1 2024
Core i7-14700HX (Raptor Lake Refresh)8+125.5 GHz33 MB55W/157WUHDQ1 2024

13th Generation Core Desktop (Raptor Lake)

The 13th Generation Intel Core desktop processors, codenamed Raptor Lake-S, build on the hybrid performance-efficient core architecture by expanding the number of efficient cores to improve multi-threaded workloads while maintaining compatibility with existing platforms. Launched on October 20, 2022, the initial lineup focused on high-end unlocked "K" series models for enthusiasts, with subsequent non-K variants following in early 2023. These processors use the LGA 1700 socket and support Intel 600 and 700 series chipsets, enabling DDR5-5600 memory speeds alongside DDR4-3200 for broader upgrade options. They also introduce support for PCIe 5.0, providing up to 16 lanes for graphics and storage to double I/O throughput compared to prior generations. Integrated graphics are provided by Intel UHD Graphics 770 in non-"F" models, suitable for basic display and light computing tasks. A key advancement in this generation is the first desktop implementation of an 8 performance-core (P-core) plus 16 efficient-core (E-core) configuration in the flagship model, enabling superior parallelism in productivity and content creation applications without significantly increasing power draw. All models feature a 125W base TDP for the unlocked variants, with maximum turbo power up to 253W under load, and incorporate larger L2 and L3 caches for reduced latency—32 MB L2 and 36 MB L3 in the top-tier model. The Core i5-13600K specifically has a maximum turbo power of 181 W. The architecture delivers up to 15% improvement in single-threaded performance over the 12th Generation Alder Lake equivalents, attributed to higher clock speeds and refinements in the Golden Cove P-cores and Gracemont E-cores. Multi-threaded performance sees gains of up to 41% in benchmarks like SPECint_rate_base2017, driven by the additional E-cores and enhanced thread scheduling via Intel Thread Director. The following table summarizes the primary unlocked models:
ModelCores (P+E)ThreadsMax Turbo Freq. (GHz)L3 Cache (MB)Base TDP (W)Launch Date
Core i9-13900K24 (8+16)325.836125Q4'22
Core i7-13700K16 (8+8)245.430125Q4'22
Core i5-13600K14 (6+8)205.124125Q4'22
Non-unlocked variants, such as the Core i9-13900 (65W TDP, launched Q1'23), Core i7-13700, and Core i5-13400, offer similar core configurations but with lower base clocks and power envelopes for mainstream builds, prioritizing efficiency in locked multiplier designs. These processors emphasize multi-threaded scalability, making them ideal for tasks like video editing and 3D rendering, where the expanded E-core cluster provides significant throughput without proportional increases in single-core demands.

13th Generation Core Mobile (Raptor Lake)

The 13th Generation Intel Core mobile processors, based on the Raptor Lake architecture, were announced on January 3, 2023, at CES and targeted laptops with a focus on hybrid performance for productivity, content creation, and gaming. These processors build on the hybrid core design introduced in prior generations, utilizing Intel's Intel 7 process node to deliver increased core counts and clock speeds while maintaining compatibility with Alder Lake platforms. The lineup includes H-series (45W TDP for high-performance thin laptops), HX-series (55W+ TDP for high-end gaming and workstations), P-series (28W TDP for premium ultrabooks), and U-series (15-28W TDP for efficient portability), with availability starting in Q1 2023 for HX and H variants, followed by P and U in subsequent quarters. Key features of the Raptor Lake mobile processors include a hybrid architecture with up to 24 cores (8 performance cores and 16 efficiency cores), support for DDR5-5200 memory up to 128 GB, PCIe 5.0 lanes for storage and graphics, and integrated Intel Iris Xe graphics with up to 96 execution units for enhanced visuals in thin-and-light designs. Connectivity options encompass up to four Thunderbolt 4 ports for 40 Gbps data transfer and multi-monitor support, alongside Wi-Fi 6E and Bluetooth 5.3 for modern wireless needs. These processors also incorporate Intel Thread Director for intelligent task scheduling between performance and efficiency cores, optimizing power efficiency without sacrificing speed. Representative models across the series highlight the range of configurations:
ModelCores (P+E)Max Turbo FrequencyL3 CacheTDP (Base/Max)Launch DateGraphics
Core i9-13980HX24 (8+16)5.6 GHz36 MB55W / 157WQ1'23Iris Xe (32 EU)
Core i7-13700H14 (6+8)5.0 GHz24 MB45W / 115WQ1'23Iris Xe (96 EU)
Core i5-13500H12 (4+8)4.7 GHz18 MB45W / 115WQ1'23Iris Xe (80 EU)
Core i7-1360P12 (4+8)5.0 GHz18 MB28W / 64WQ2'23Iris Xe (96 EU)
These models exemplify the scalability, with HX variants like the i9-13980HX offering desktop-like multi-threaded performance for gaming laptops, while P and U series prioritize battery life in ultrabooks. In performance, Raptor Lake mobile processors balance high single-threaded speeds for responsive computing with multi-core efficiency for demanding workloads, delivering up to 68% faster 3D rendering in applications like Blender compared to prior generations, making them suitable for creative professionals and gamers in portable form factors. The desktop counterpart, also Raptor Lake, shares the architecture but optimizes for higher sustained power in non-mobile systems.

12th Generation Core Desktop (Alder Lake)

The 12th Generation Intel Core desktop processors, codenamed Alder Lake, marked the introduction of a hybrid architecture to x86 desktop computing, combining high-performance Performance-cores (P-cores) based on the Golden Cove microarchitecture with power-efficient Efficient-cores (E-cores) based on Gracemont. This design aimed to optimize for diverse workloads by assigning demanding tasks to P-cores while handling background processes on E-cores, supported by Intel Thread Director hardware that provides real-time thread scheduling hints to the operating system, particularly optimized for Windows 11. The processors utilize a 10 nm Intel 7 process node and support the LGA 1700 socket, enabling compatibility with DDR5-4800 memory, DDR4-3200, and PCIe 5.0 for up to 16 lanes alongside PCIe 4.0. Key models in the lineup include unlocked K-series variants launched first, followed by locked non-K versions. The flagship Core i9-12900K features 16 cores (8P + 8E), 24 threads, a base frequency of 3.2 GHz on P-cores rising to a 5.2 GHz turbo, 30 MB of Smart Cache, a 125 W TDP, and Intel UHD Graphics 770. The Core i7-12700K offers 12 cores (8P + 4E), 20 threads, P-core base/turbo frequencies of 3.6 GHz/5.0 GHz, 25 MB cache, 125 W TDP, and UHD Graphics 770. The Core i5-12600K provides 10 cores (6P + 4E), 16 threads, P-core base/turbo of 3.7 GHz/4.9 GHz, 20 MB cache, 125 W TDP, and UHD Graphics 730. The i5-12600KF variant lacks integrated graphics but supports DDR4 up to 3200 MT/s and DDR5 up to 4800 MT/s, with a maximum of 128 GB across dual channels. Non-K counterparts, such as the i9-12900, i7-12700, and i5-12600, operate at a lower 65 W TDP with similar core counts but reduced clock speeds and no overclocking support.
ModelCores (P+E)ThreadsMax Turbo (GHz)Cache (MB)TDP (W)iGPULaunch Quarter
i9-12900K8+8245.230125UHD 770Q4'21
i7-12700K8+4205.025125UHD 770Q4'21
i5-12600K6+4164.920125UHD 730Q4'21
i9-129008+8245.13065UHD 770Q1'22
i7-127008+4204.92565UHD 770Q1'22
i5-126006+4164.82065UHD 730Q1'22
The K-series processors were announced on October 27, 2021, and became available starting November 4, 2021, while non-K models followed in January 2022. In terms of performance, Alder Lake delivered up to a 19% increase in instructions per clock (IPC) on P-cores compared to the prior Rocket Lake generation, enhancing single-threaded and multi-threaded efficiency in applications like gaming and content creation. This hybrid approach also improved power efficiency for lighter loads, with E-cores providing supplemental parallelism without significantly raising thermal demands.

12th Generation Core Mobile (Alder Lake)

The 12th Generation Intel Core mobile processors, based on the Alder Lake architecture, introduced a hybrid core design to laptop platforms, combining Performance-cores (P-cores) for high-intensity tasks and Efficient-cores (E-cores) for background and lighter workloads. Built on the Intel 7 process node, these processors were announced at CES 2022 in January and became available starting in February 2022, marking the first mobile implementation of this architecture following the desktop variants. The series includes H-series for high-performance laptops, P-series for premium ultrabooks, and U-series for thin-and-light devices, with power configurations ranging from 9W to 115W TDP to suit various mobile form factors. Key features of the Alder Lake mobile lineup include support for DDR5 memory up to 4800 MT/s, enabling faster data access in laptops for the first time, alongside compatibility with DDR4-3200. Integrated Intel Iris Xe graphics, based on the Xe architecture, scale up to 96 Execution Units (EUs) for improved visual performance in content creation and light gaming. Connectivity enhancements comprise Thunderbolt 4 for high-speed peripherals and displays, PCIe Gen4 support (with Gen5 on select high-end models), and Intel Wi-Fi 6E for faster wireless networking. The Intel Thread Director optimizes task allocation between P-cores and E-cores, enhancing overall efficiency in multi-threaded scenarios. Representative models from the series demonstrate the hybrid scaling across power envelopes. For instance, the Core i9-12900HK in the H-series features 14 cores (6P + 8E), up to 5.0 GHz max turbo frequency on P-cores, 24 MB L3 cache, and a configurable TDP of 45-115W, targeted at gaming and workstation laptops. The Core i7-12700H also offers 14 cores (6P + 8E) with up to 4.7 GHz max turbo, 24 MB cache, and 45-115W TDP for balanced high-end performance. In the mid-range, the Core i5-12500H provides 12 cores (4P + 8E), up to 4.5 GHz, 18 MB cache, and 45-95W TDP. For efficiency-focused U- and P-series, the Core i7-1260P delivers 12 cores (4P + 8E), up to 4.7 GHz, 18 MB cache, and 28W base TDP, suitable for ultraportables. In performance, the E-cores handle efficiency-sensitive tasks like web browsing and media playback, while P-cores manage bursty workloads such as video editing or gaming, resulting in up to 40% better multi-threaded productivity compared to prior generations in select benchmarks. This design, powered by Intel 7 lithography, achieves a balance of power and thermals in mobile environments, with configurable TDPs allowing OEMs to optimize for battery life or peak output.

11th Generation Core Desktop (Rocket Lake)

The 11th Generation Intel Core desktop processors, codenamed Rocket Lake, launched on March 30, 2021, as a performance-focused refresh on the 14 nm process node, succeeding the 10th Generation Comet Lake series. These processors introduced the Cypress Cove microarchitecture—a backport of the Sunny Cove design originally developed for the 10 nm Ice Lake mobile chips—delivering up to a 19% increase in instructions per clock (IPC) over the prior generation's Skylake-derived cores. This IPC uplift, combined with higher clock speeds, targeted improvements in single-threaded workloads such as gaming and content creation, while maintaining compatibility with existing platforms. Rocket Lake processors utilize the LGA 1200 socket, supporting both 400-series and new 500-series chipsets for backward compatibility, and feature dual-channel DDR4-3200 memory support along with up to 20 PCIe 4.0 lanes from the CPU for faster storage and graphics configurations. Integrated Intel UHD Graphics 750, based on the Xe architecture, provides up to 50% better performance than the previous UHD Graphics 630 in benchmarks like 3DMark Fire Strike, enabling low-fidelity 1080p gaming without a discrete GPU. Additional enhancements include Intel Deep Learning Boost with Vector Neural Network Instructions (VNNI) for AI acceleration and improved overclocking capabilities via real-time memory tuning. The lineup emphasizes unlocked "K" variants for enthusiasts, with representative models listed below:
ModelCores/ThreadsBase FrequencyMax Turbo FrequencySmart CacheTDPLaunch Date
Core i9-11900K8/163.5 GHz5.3 GHz16 MB125 WMarch 30, 2021
Core i7-11700K8/163.6 GHz5.0 GHz16 MB125 WMarch 30, 2021
Core i5-11600K6/123.9 GHz4.9 GHz12 MB125 WMarch 30, 2021
These specifications highlight Rocket Lake's focus on core count and frequency scaling within thermal limits, with the i9-11900K serving as the flagship for high-end desktops. As the final 14 nm-based desktop Core generation before Intel's shift to hybrid performance and efficiency core designs, Rocket Lake prioritized IPC-driven gains to extend the lifecycle of the architecture amid competitive pressures.

11th Generation Core Mobile (Tiger Lake)

The 11th Generation Intel Core mobile processors, codenamed Tiger Lake, represent a significant advancement in ultrathin laptop designs, utilizing a 10nm SuperFin manufacturing process for improved power efficiency and performance. These processors feature the new Willow Cove CPU architecture, which delivers enhanced instructions per clock compared to the prior Sunny Cove design in Ice Lake, enabling better single-threaded and multi-threaded workloads in power-constrained environments. Tiger Lake also introduces Intel's Xe-LP integrated graphics architecture, marking the first deployment of Gen12 graphics in Core processors, with configurations supporting up to 96 execution units for improved visual computing tasks. Key models in the Tiger Lake lineup target thin-and-light laptops with configurable TDPs ranging from 7W to 28W, balancing portability and performance. The flagship Core i7-1185G7 includes 4 cores and 8 threads, a base frequency of 3.0 GHz (at 28W TDP) that boosts up to 4.8 GHz, 12 MB Intel Smart Cache, and a configurable TDP of 12-28W; it was released in September 2020. The Core i5-1135G7 similarly offers 4 cores and 8 threads, with a base frequency of 2.4 GHz boosting to 4.2 GHz and 8 MB cache, also configurable from 12-28W TDP. Entry-level options like the Core i3-1115G4 provide 2 cores and 4 threads, a base frequency of 3.0 GHz boosting to 4.1 GHz, 6 MB cache, and a 12-28W TDP range. vPro variants, such as the i7-1185G7 vPro and i5-1145G7 vPro, add enterprise features like hardware-based security and remote management, released alongside standard models in late 2020 and early 2021.
ModelCores/ThreadsMax Turbo FrequencyCacheTDP (Configurable)Release DateGraphics
Core i7-1185G74/84.8 GHz12 MB12-28WQ3 2020Iris Xe (96 EU)
Core i5-1135G74/84.2 GHz8 MB12-28WQ3 2020Iris Xe (80 EU)
Core i3-1115G42/44.1 GHz6 MB12-28WQ3 2020UHD (48 EU)
Tiger Lake processors are the first to integrate Thunderbolt 4 support natively, enabling up to 40 Gbps data transfer speeds, 8K video output, and daisy-chaining of peripherals over a single USB-C port. The lineup launched initially in September 2020 with higher-end G7 models for premium ultrabooks, followed by additional U-series variants in January 2021 to expand options for business and consumer segments. In terms of graphics performance, Tiger Lake's Xe-LP architecture provides up to 2x the integrated graphics capability compared to Ice Lake's Gen11 graphics, as measured in 3DMark benchmarks under similar power envelopes, enabling playable 1080p gaming and accelerated content creation. This uplift stems from doubled execution units in top configurations and architectural improvements in ray tracing and media encoding support.

10th Generation Core Desktop (Comet Lake)

The 10th Generation Intel Core desktop processors, codenamed Comet Lake, represent a refresh of the Skylake microarchitecture fabricated on Intel's 14 nm process, emphasizing higher core counts and clock speeds for mainstream desktop computing. Released in May 2020, this generation introduced up to 10 cores in consumer processors, marking an increase from the eight-core maximum of the prior Coffee Lake Refresh lineup, while maintaining compatibility with established platforms to support gaming, content creation, and productivity workloads. These processors feature an all-performance core design without efficiency cores, utilizing Hyper-Threading across all models for improved multithreaded performance. They support the LGA 1200 socket, dual-channel DDR4-2933 memory up to 128 GB, and PCIe 3.0 with up to 16 lanes for graphics and 20 additional lanes for storage and peripherals. Integrated Intel UHD Graphics 630 provides basic visual output, suitable for non-gaming setups. Key enhancements include Intel Thermal Velocity Boost on flagship models, which dynamically increases clock speeds by up to 200 MHz under optimal thermal and power conditions, alongside support for Intel Turbo Boost Max Technology 3.0 for sustained high frequencies on favored cores. The lineup spans Core i9, i7, i5, and i3 models, with "K" variants unlocked for overclocking and higher TDPs. Representative specifications for flagship unlocked models are summarized below:
ModelCores/ThreadsBase/Turbo FrequencyCacheTDPLaunch Date
Core i9-10900K10/203.7/5.3 GHz20 MB125 WQ2 2020
Core i7-10700K8/163.8/5.1 GHz16 MB125 WQ2 2020
Core i5-10600K6/124.1/4.8 GHz12 MB125 WQ2 2020
These models deliver up to 10% higher frame rates in games like PUBG compared to the previous generation, driven by increased core counts and refined turbo behaviors, while maintaining power envelopes suitable for standard air-cooled desktops.

10th Generation Core Mobile (Comet Lake, Ice Lake, and Amber Lake)

The 10th Generation Intel Core mobile processors, released primarily in 2019, introduced a mix of process technologies to address diverse laptop segments, from ultrathin devices to higher-performance ultrabooks. Ice Lake represented Intel's first widespread adoption of a 10 nm process node for client CPUs, featuring Sunny Cove CPU cores and Gen11 integrated graphics, while Comet Lake and Amber Lake extended the 14 nm architecture with refinements for efficiency and connectivity. These processors supported features like Thunderbolt 3, Wi-Fi 6, and AI acceleration via the integrated Neural Compute Stick compatibility, enabling improved battery life and performance in thin-and-light form factors. Ice Lake processors, launched in August 2019, marked a significant shift to 10 nm fabrication, delivering up to 4 cores and 8 threads with configurable TDPs from 12 W to 28 W. They utilized Sunny Cove microarchitecture for enhanced IPC (instructions per clock) and integrated Iris Plus Graphics with up to 64 execution units for better media and light gaming performance compared to prior generations. Representative models include the Core i7-1065G7, Core i5-1035G1, and Core i3-1005G1, all supporting up to 64 GB of LPDDR4X-4266 memory and Thunderbolt 3 ports.
ModelCores/ThreadsBase/Turbo Freq. (GHz)CacheTDP (W)Graphics
i7-1065G74/81.30/3.908 MB12-28Iris Plus (64 EU)
i5-1035G14/81.00/3.606 MB15Iris Plus (48 EU)
i3-1005G12/41.20/3.404 MB15Iris Plus (48 EU)
Comet Lake mobile processors, also introduced in Q3 2019 with broader availability into 2020, stuck to the 14 nm process but increased core counts for U-series chips, targeting 15 W TDPs for mainstream ultrabooks. They retained Skylake-derived cores with hyper-threading and integrated UHD Graphics 620, emphasizing clock speed improvements and support for DDR4-2666 memory. A key example is the Core i7-10710U, offering 6 cores and 12 threads for multitasking in slim laptops. Amber Lake processors, focused on the ultra-low-power Y-series for 7 W TDPs in fanless or ultra-thin designs, were rebranded under 10th Generation in Q3 2019 on 14 nm, providing quad-core options with UHD Graphics 620 and LPDDR3-2133 memory support. These were suited for premium convertibles and tablets, with the Core i7-10610Y as a flagship model featuring higher turbo clocks for bursty workloads, though actual availability was limited compared to U- and G-series variants.

Upcoming Processors

Intel announced the Panther Lake architecture (Core Ultra Series 3) on October 9, 2025, as the next-generation client processor family built on the 18A process node, focusing on enhanced AI capabilities and power efficiency, with expected availability in 2026.

Mid-Generation Core Processors

9th Generation Core Desktop (Coffee Lake Refresh)

The 9th Generation Intel Core desktop processors, known as Coffee Lake Refresh, extended the Coffee Lake architecture by increasing core counts in mainstream models and introducing the Core i9 series to consumer desktops for the first time. Announced on October 8, 2018, and released later that month, this lineup targeted gamers and content creators with improved multi-threaded performance while maintaining compatibility with existing LGA 1151 infrastructure. Built on Intel's refined 14nm++ manufacturing process, these processors supported dual-channel DDR4-2666 memory up to 128 GB, PCIe 3.0 with up to 16 lanes, and integrated Intel UHD Graphics 630 for basic display and media tasks. A key advancement was the adoption of Intel Turbo Boost Technology 2.0 across the series, enabling dynamic clock speed increases based on workload and thermal conditions to deliver higher single- and multi-core performance compared to prior generations. The Coffee Lake Refresh processors required 300-series chipsets (such as Z390) for full feature support, including enhanced overclocking capabilities on unlocked "K" variants. This generation emphasized balanced efficiency, with all flagship models rated at a 95 W TDP, facilitating easier cooling in standard desktop builds. The lineup included three prominent unlocked models, as detailed below:
ModelCores/ThreadsBase FrequencyMax Turbo FrequencyL3 CacheTDP
Core i9-9900K8/163.6 GHz5.0 GHz16 MB95 W
Core i7-9700K8/83.6 GHz4.9 GHz12 MB95 W
Core i5-9600K6/63.7 GHz4.6 GHz9 MB95 W
These specifications highlight the i9-9900K as the performance leader, achieving all-core turbo boosts up to 4.7 GHz, which positioned it as Intel's fastest mainstream desktop CPU at launch for gaming workloads. All models launched in October 2018 and were designed for overclocking on compatible motherboards.

9th Generation Core Mobile (Coffee Lake Refresh)

The 9th Generation Intel Core mobile processors, codenamed Coffee Lake Refresh, represent an update to the 8th Generation Coffee Lake architecture, introducing higher core counts for performance-oriented laptops while maintaining the 14 nm manufacturing process. These processors target high-end mobile computing, particularly in the H-series for 45 W TDP configurations, enabling better multitasking and content creation capabilities compared to prior generations. Launched in the second quarter of 2019, they feature integrated Intel UHD Graphics 630 and support for DDR4-2666 memory, with configurable TDP options down to 35 W for thermal flexibility in thinner chassis. Key architectural enhancements include up to 8 cores and 16 threads in the flagship models, building on the hexa-core designs of the previous generation to deliver improved multi-threaded performance for applications like video editing and 3D rendering. All models incorporate Intel's Hyper-Threading technology, Turbo Boost 2.0, and support for up to 128 GB of dual-channel memory, alongside PCIe 3.0 lanes for storage and peripherals. The integrated graphics provide basic display output up to 4K resolution via eDP 1.4, HDMI 1.4, and DisplayPort 1.2, suitable for everyday productivity but often paired with discrete GPUs in gaming laptops. Representative models in the H-series include the Core i9-9880H, Core i7-9750H, and Core i5-9300H, which exemplify the range from octa-core to quad-core configurations optimized for 45 W operation.
ModelCores/ThreadsBase FrequencyMax Turbo FrequencyCacheTDPLaunch Date
Core i9-9880H8/162.30 GHz4.80 GHz16 MB45 WQ2'19
Core i7-9750H6/122.60 GHz4.50 GHz12 MB45 WQ2'19
Core i5-9300H4/82.40 GHz4.10 GHz8 MB45 WQ2'19
These specifications highlight the progression to hexa-core as standard for i7 models and octa-core for i9, providing up to 20-30% better multi-threaded performance over equivalent 8th Generation H-series in benchmarks like Cinebench R20, establishing key context for their adoption in premium 2019 laptops.

8th Generation Core Desktop (Coffee Lake)

The 8th Generation Intel Core desktop processors, codenamed Coffee Lake, marked a significant evolution in Intel's mainstream desktop lineup by introducing hexa-core configurations to the Core i5 and i7 series for the first time. Released on October 5, 2017, these processors utilized a refined 14 nm process and maintained compatibility with the LGA 1151 socket, though they required the new 300-series chipset motherboards (version 2 of the socket). This generation emphasized multi-threaded performance gains for gaming, content creation, and productivity tasks, building on the architecture of prior generations while expanding core counts without increasing die size dramatically. Key architectural features included support for DDR4-2666 memory with a maximum bandwidth of 41.6 GB/s and up to 128 GB capacity in dual-channel configuration, Intel Optane Memory for system acceleration, and integrated Intel UHD Graphics 630 capable of 4K playback and basic gaming at low resolutions. The processors also incorporated Intel Turbo Boost Technology 2.0 for dynamic frequency scaling and were designed for unlocked overclocking in K-series models. Compared to the preceding Kaby Lake generation, Coffee Lake delivered approximately 50% more cores in the mainstream i5 and i7 SKUs, enabling substantial improvements in parallel workloads such as video encoding and 3D rendering. The initial launch focused on high-end and mid-range models, with entry-level options following shortly after. Representative specifications for key models are outlined below:
ModelCores/ThreadsBase FrequencyMax Turbo FrequencyL3 CacheTDPIntegrated Graphics
i7-8700K6/123.7 GHz4.7 GHz12 MB95 WUHD 630
i5-8600K6/63.6 GHz4.3 GHz9 MB95 WUHD 630
i3-81004/43.6 GHzN/A6 MB65 WUHD 630
These models powered enthusiast builds and mainstream desktops, with the i7-8700K serving as the flagship for overclockers seeking balanced single- and multi-core performance.

8th Generation Core Mobile (Coffee Lake, Amber Lake, and Whiskey Lake)

The 8th Generation Intel Core mobile processors, released between April and August 2018, represent a diversification of the lineup with the Coffee Lake-H series targeting high-performance laptops at 45 W TDP, while the Amber Lake and Whiskey Lake variants focus on low-power ultrabooks and 2-in-1 devices at 5 W and 15 W TDPs, respectively, all fabricated on Intel's 14 nm process node. These processors integrate Intel UHD Graphics 620 for improved visual performance in thin-and-light form factors, supporting features like 4K video playback and hardware-accelerated video encoding. The Coffee Lake-H introduction marked the first hexa-core mobile Core processors from Intel, enhancing multi-threaded workloads such as content creation and gaming compared to prior quad-core limits in mobile designs. The Coffee Lake-H series, launched in April 2018, emphasizes performance for gaming and professional laptops with unlocked options for overclocking in select models. Representative processors include the Core i7-8850H, which provides 6 cores and 12 threads, a base clock of 2.6 GHz boosting to 4.3 GHz via Intel Turbo Boost 2.0, 9 MB Smart Cache, and a 45 W TDP configurable up to 65 W for burst performance. The Core i5-8400H, a quad-core counterpart, delivers 4 cores and 8 threads, a base clock of 2.5 GHz boosting to 4.2 GHz, 8 MB Smart Cache, and the same 45 W TDP. These chips support up to 64 GB of DDR4-2666 memory and PCIe 3.0 lanes for discrete GPUs.
ProcessorCores/ThreadsBase/Turbo Frequency (GHz)Cache (MB)TDP (W)Launch Date
Core i7-8850H6/122.6/4.3945April 2018
Core i5-8400H4/82.5/4.2845April 2018
Amber Lake processors, introduced in August 2018 as part of the Y-series for extremely low-power scenarios, prioritize battery life in fanless tablets and convertibles with a 5 W TDP (configurable 3.5-7 W). The Core i7-8500Y exemplifies this with 2 cores and 4 threads, a base clock of 1.5 GHz boosting to 4.2 GHz, 4 MB Smart Cache, and support for up to 16 GB LPDDR3-1866 memory, enabling all-day usage in slim designs. These processors enhance connectivity with integrated Gigabit Wi-Fi and LTE options for mobile productivity. Whiskey Lake, also launched in August 2018, targets 15 W ultrabooks with refined power efficiency over prior generations, incorporating time-coherent noise reduction for better audio experiences. The i5-8265U features 4 cores and 8 threads, a base clock of 1.6 GHz boosting to 3.9 GHz, 6 MB Smart Cache, and 15 W TDP, suitable for everyday tasks like web browsing and light editing. Both series build on Coffee Lake's architecture for up to 40% better productivity in office applications.

7th Generation Core Desktop (Kaby Lake and Skylake-X)

The 7th Generation Intel Core desktop processors introduced the Kaby Lake microarchitecture for mainstream platforms in January 2017, offering incremental improvements over the prior Skylake generation through optimized 14 nm fabrication, higher clock speeds, and enhanced media decoding capabilities while maintaining compatibility with the LGA 1151 socket and 200-series chipsets. These processors retained the quad-core design for high-end models but delivered better single-threaded performance via Intel Turbo Boost 2.0, supporting DDR4-2400 memory in dual-channel configuration and up to 16 PCIe 3.0 lanes from the CPU. Key unlocked models included the Core i7-7700K, featuring 4 cores and 8 threads, a base frequency of 4.2 GHz, turbo up to 4.5 GHz, 8 MB SmartCache, and 91 W TDP. The Core i5-7600K provided 4 cores and 4 threads, a base of 3.8 GHz, turbo up to 4.2 GHz, 6 MB SmartCache, and the same 91 W TDP, targeting gamers and content creators seeking overclocking potential.
ModelCores/ThreadsBase/Turbo Freq. (GHz)Cache (MB)TDP (W)Release Date
i7-7700K4/84.2/4.5891Jan 2017
i5-7600K4/43.8/4.2691Jan 2017
Later in 2017, Intel expanded the 7th Generation lineup with Skylake-X processors for high-end desktop (HEDT) systems, launched starting in June for lower-core variants and October for higher-core models, utilizing the new LGA 2066 socket and X299 chipset to support multi-socket-like scalability. These chips, built on the 14 nm Skylake process, introduced up to 18 cores with hyper-threading, quad-channel DDR4-2666 memory support up to 128 GB, and up to 44 PCIe 3.0 lanes per CPU for advanced storage and graphics configurations, emphasizing multi-threaded workloads like 3D rendering and scientific computing. Representative unlocked models ranged from the Core i7-7800X with 6 cores and 12 threads, base 3.5 GHz, turbo up to 4.0 GHz, 8.25 MB L3 cache, and 140 W TDP, to the flagship Core i9-7980XE offering 18 cores and 36 threads, base 2.6 GHz, turbo up to 4.2 GHz (4.4 GHz with Turbo Boost Max 3.0), 24.75 MB L3 cache, and 165 W TDP; the Core i9-7900X sat in between with 10 cores, 20 threads, base 3.3 GHz, turbo up to 4.3 GHz, 14 MB L3 cache, and 140 W TDP.
ModelCores/ThreadsBase/Turbo Freq. (GHz)L3 Cache (MB)TDP (W)Release Date
i7-7800X6/123.5/4.08.25140Jun 2017
i9-7900X10/203.3/4.314140Jun 2017
i9-7980XE18/362.6/4.224.75165Oct 2017

7th Generation Core Mobile (Kaby Lake and Apollo Lake)

The 7th Generation Intel Core mobile processors, introduced in 2016, represent an optimization of the previous Skylake architecture on a refined 14 nm process node, targeting premium ultrabooks and high-performance laptops with improved efficiency and media capabilities. Kaby Lake processors offered single-digit percentage gains in CPU and integrated graphics performance over Skylake equivalents, alongside better power efficiency for longer battery life in mobile devices. They supported dual- and quad-core configurations, with enhanced video decoding for 4K content via a new media engine. The initial U- and Y-series variants launched in August 2016, followed by H-series in January 2017. Key Kaby Lake mobile models included the Core i7-7567U, a dual-core processor with hyper-threading for four threads, a 4 MB cache, base frequency of 3.5 GHz, and turbo boost up to 4.0 GHz at a 28 W TDP, designed for thin-and-light laptops. The Core i5-7200U featured two cores and four threads, a 3 MB cache, base clock of 2.5 GHz, turbo up to 3.1 GHz, and a 15 W TDP for mainstream ultrabooks. For higher-performance needs, the H-series Core i7-7700HQ provided four cores and eight threads, a 6 MB cache, base frequency of 2.8 GHz, turbo up to 3.8 GHz, and a 45 W TDP, suitable for gaming and workstation laptops. Integrated Intel HD Graphics 620, with up to 24 execution units, handled everyday tasks and light gaming while supporting 4K playback. Complementing Kaby Lake, the Apollo Lake platform targeted entry-level and low-power mobile devices like Chromebooks, using the new Goldmont CPU architecture on 14 nm for better multi-threaded performance in budget segments. Announced in April 2016 and released in September 2016, it featured 2–4 cores with frequencies from 1.1 GHz base to 2.5 GHz burst, emphasizing efficiency at 6–10 W TDP. Representative models included the Celeron N3350, a dual-core unit without hyper-threading, 2 MB L2 cache, base 1.1 GHz, burst up to 2.4 GHz, and 6 W TDP for basic computing. The Pentium N4200 offered four cores, 2 MB cache, base 1.1 GHz, burst up to 2.5 GHz, targeting affordable tablets and 2-in-1s. Integrated Intel HD Graphics 500 (also known as UHD 500 in some contexts) supported hardware-accelerated video and was widely adopted in Chromebooks for web-based tasks.
Processor ModelCores/ThreadsBase/Turbo FrequencyCacheTDPRelease DateTarget Use
Core i7-7567U (Kaby Lake)2/43.5 GHz / 4.0 GHz4 MB28 WAug 2016Premium ultrabooks
Core i5-7200U (Kaby Lake)2/42.5 GHz / 3.1 GHz3 MB15 WAug 2016Mainstream laptops
Core i7-7700HQ (Kaby Lake)4/82.8 GHz / 3.8 GHz6 MB45 WJan 2017High-performance mobiles
Celeron N3350 (Apollo Lake)2/21.1 GHz / 2.4 GHz2 MB6 WSep 2016Entry-level Chromebooks
Pentium N4200 (Apollo Lake)4/41.1 GHz / 2.5 GHz2 MB6 WSep 2016Budget 2-in-1s

6th Generation Core Desktop (Skylake)

The 6th Generation Intel Core desktop processors, codenamed Skylake, represented Intel's transition to a 14 nm manufacturing process for mainstream desktop computing, launched on August 5, 2015, at Gamescom in Cologne, Germany. These processors succeeded the niche 14 nm Broadwell family and introduced the LGA 1151 socket, enabling dual-channel DDR4-2133 memory support alongside DDR3L-1600 compatibility for broader system upgrades. Skylake's architecture emphasized improved instructions per clock (IPC) efficiency, with desktop models featuring integrated Intel HD Graphics 530, which provided feature-level 12_1 support for DirectX 12, enhancing compatibility with modern gaming and multimedia applications. Skylake desktop processors delivered a 10-15% IPC improvement over the preceding Broadwell generation, primarily through optimizations in the front-end pipeline, branch prediction, and execution units, resulting in better single-threaded performance at similar clock speeds. This uplift, combined with higher base frequencies and Turbo Boost capabilities, positioned Skylake for demanding tasks like content creation and gaming, while maintaining power efficiency with thermal design powers (TDP) ranging from 51 W to 91 W. The lineup focused on unlocked "K" variants for enthusiasts, alongside locked models for standard builds, all supporting up to 64 GB of DDR4 memory. Representative models from the initial Skylake desktop release included high-end, mid-range, and entry-level options, as detailed below:
ModelCores/ThreadsBase FrequencyMax Turbo FrequencyL3 CacheTDPLaunch DateNotes
Core i7-6700K4/84.0 GHz4.2 GHz8 MB91 WAugust 2015Unlocked multiplier for overclocking; integrated HD Graphics 530.
Core i5-6600K4/43.5 GHz3.9 GHz6 MB91 WQ3 2015Unlocked; no Hyper-Threading; HD Graphics 530.
Core i3-61002/43.7 GHzN/A3 MB51 WQ3 2015Hyper-Threading enabled; HD Graphics 530; suited for budget systems.
These processors utilized the Skylake-S die, measuring 140 mm² with approximately 1.75 billion transistors, and connected via an 8 GT/s DMI 3.0 interface to compatible 100-series chipsets like Z170 for PCIe 3.0 expansion. Overall, the 6th Generation Core desktop lineup established a foundation for subsequent Intel architectures by prioritizing balanced performance, memory bandwidth, and platform longevity through the LGA 1151 ecosystem.

6th Generation Core Mobile (Skylake)

The 6th Generation Intel Core mobile processors, codenamed Skylake, represent Intel's first widespread adoption of the 14nm manufacturing process for laptop and ultrabook platforms, succeeding the more limited Broadwell generation. These processors emphasize balanced performance, power efficiency, and enhanced multimedia capabilities, supporting features like Intel Speed Shift for quicker responsiveness and compatibility with Windows 10. Built on the Skylake microarchitecture, they introduced dual-channel DDR4-2133 memory support—the first for mainstream mobile Core i-series—alongside DDR3L-1600, enabling up to 32 GB of RAM for improved multitasking and graphics performance. Integrated graphics consist of Intel HD Graphics 520 in low-power variants and HD Graphics 530 in higher-power models, delivering up to 30 times better graphics performance than processors from five years prior. The U-series processors, designed for thin-and-light laptops with a 15W TDP, launched on September 1, 2015, targeting ultrabooks and mainstream portables. Representative models include the Core i7-6500U, featuring 2 cores and 4 threads, a base frequency of 2.5 GHz, turbo boost up to 3.1 GHz, 4 MB Smart Cache, and 15W TDP; and the Core i5-6200U, with 2 cores and 4 threads, a base frequency of 2.3 GHz, turbo up to 2.8 GHz, 3 MB Smart Cache, and 15W TDP. The H- and HQ-series, aimed at performance-oriented laptops and workstations with 35-45W TDP, followed in October 2015, exemplified by the Core i7-6820HQ, which offers 4 cores and 8 threads, a base frequency of 2.5 GHz, turbo up to 3.6 GHz, 8 MB Smart Cache, and 45W TDP.
ModelCores/ThreadsBase/Turbo Freq. (GHz)Cache (MB)TDP (W)GraphicsLaunch
i7-6500U2/42.5/3.1415HD 520Sept 2015
i5-6200U2/42.3/2.8315HD 520Sept 2015
i7-6820HQ4/82.5/3.6845HD 530Oct 2015
In terms of performance, Skylake mobile processors delivered up to 2.5 times the overall system performance of five-year-old systems while achieving three times the battery life in video playback scenarios, thanks to architectural optimizations in power management and the mature 14nm process. Compared to Broadwell, they offered incremental improvements in efficiency, resulting in better battery life—typically 10+ hours in mixed-use tests—due to reduced power consumption at similar performance levels. This generation's mobile lineup launched shortly after the desktop Skylake processors in August 2015, sharing the same core microarchitecture for consistent ecosystem support.

5th Generation Core (Broadwell)

The fifth-generation Intel Core processors, codenamed Broadwell, represent a 14 nm die shrink from the preceding Haswell architecture, enabling improved power efficiency and integrated graphics capabilities while maintaining compatibility with existing platforms. Launched initially for mobile devices in January 2015, Broadwell emphasized low-power ultrabook designs with enhanced battery life and quieter operation compared to prior generations. Desktop variants followed in June 2015, focusing on unlocked models with advanced graphics, while server implementations arrived in early 2016, targeting high-density computing. The architecture's release was delayed due to manufacturing yield challenges at the 14 nm node, resulting in a niche adoption primarily for graphics-intensive applications rather than widespread CPU upgrades. Broadwell's key advancements include Intel's Iris Pro Graphics 6200 in select desktop models, augmented by 128 MB of embedded DRAM (eDRAM) for a significant boost in graphical performance, enabling capabilities like 4K video playback and light gaming without discrete GPUs. The processors support DDR3L-1600 memory and utilize sockets such as LGA 1150 for consumer desktop chips and LGA 2011-3 for server variants, with mobile SKUs employing BGA packaging for thin-and-light laptops. Overall, Broadwell delivered modest IPC gains of around 5% over Haswell in CPU tasks, but its integrated graphics saw up to 2x improvements in benchmarks like 3DMark, establishing it as a bridge to future 14 nm optimizations.

Mobile Processors

Broadwell mobile processors targeted ultrabooks and tablets with ultra-low voltage (U-series) designs at 15W TDP, prioritizing energy efficiency for extended battery life in fanless or low-noise systems. The lineup featured dual-core configurations with Hyper-Threading, integrated Intel HD Graphics 5500, and support for features like Intel Quick Sync Video for hardware-accelerated encoding. Released in Q1 2015, these chips enabled thinner devices with up to 9 hours of battery life in typical workloads, though core counts remained limited to two for thermal constraints. Representative models include:
ModelCores/ThreadsBase/Turbo FrequencyCacheGraphicsTDPLaunch Date
Core i7-5600U2/42.6 GHz / 3.2 GHz4 MB SmartCacheHD 550015 WQ1 2015
Core i5-5200U2/42.2 GHz / 2.7 GHz3 MB SmartCacheHD 550015 WQ1 2015
Core i7-5557U2/43.1 GHz / 3.4 GHz4 MB SmartCacheIris 610028 WQ1 2015
These processors excelled in office productivity and media consumption, with the i7-5600U achieving Cinebench R15 multi-thread scores around 250 points, suitable for everyday multitasking but not demanding content creation.

Desktop Processors

Desktop Broadwell processors were limited to high-end unlocked (K-series) models under the H platform, compatible with LGA 1150 motherboards and emphasizing overclocking potential alongside superior integrated graphics. Launched on June 2, 2015, at 65W TDP, they incorporated quad-core designs with the Iris Pro 6200 GPU and eDRAM cache, targeting enthusiasts seeking GPU upgrades without additional hardware. The architecture's eDRAM reduced latency for graphics workloads, yielding performance comparable to entry-level discrete cards like the GeForce GT 750M in select titles. Key models include:
ModelCores/ThreadsBase/Turbo FrequencyCacheGraphicsTDPLaunch Date
Core i7-5775C4/83.3 GHz / 3.7 GHz8 MB SmartCache + 128 MB eDRAMIris Pro 620065 WJune 2015
Core i5-5675C4/43.1 GHz / 3.6 GHz6 MB SmartCache + 128 MB eDRAMIris Pro 620065 WJune 2015
In CPU-bound tasks, the i7-5775C offered about 5-10% better multi-threaded performance than equivalent Haswell chips at the same power envelope, with its unlocked multiplier allowing overclocks to 4.2 GHz or higher on compatible cooling. Graphics performance stood out, with 3DMark Fire Strike scores exceeding 1500 points, making it viable for casual gaming and compute tasks.

Server Processors

Broadwell server processors, branded as Xeon E5-2600 v4 (Broadwell-EP), scaled up to 22 cores for dual-socket systems on the LGA 2011-3 socket, supporting DDR4-2400 memory and up to 1.5 TB per socket for enterprise workloads. Released in Q1 2016, these chips provided up to 20% more cores and 35% larger caches than the prior Haswell-EP generation, with a 5% IPC uplift for better virtualization and database performance. They incorporated features like Intel TSX for transactional memory and up to 55 PCIe 3.0 lanes per CPU, targeting data centers with improved efficiency at TDPs from 55W to 145W. Exemplary models include:
ModelCores/ThreadsBase/Turbo FrequencyCacheTDPLaunch Date
Xeon E5-2699 v422/442.2 GHz / 3.6 GHz55 MB SmartCache145 WQ1 2016
Xeon E5-2643 v46/123.4 GHz / 3.7 GHz20 MB SmartCache90 WQ1 2016
Xeon E5-1650 v48/163.6 GHz / 4.0 GHz20 MB SmartCache140 WQ2 2016
In server benchmarks, the E5-2699 v4 achieved up to 1.7x the throughput of its Haswell predecessor in SPECint_rate2006, underscoring Broadwell's role in scaling HPC and cloud environments before the shift to broader 14 nm adoption.

4th Generation Core (Haswell)

The 4th Generation Intel Core processors, codenamed Haswell, represent a refinement of the Ivy Bridge architecture on Intel's 22 nm tri-gate process, emphasizing improved power efficiency and integrated graphics capabilities for both desktop and mobile platforms. Released primarily in 2013, these processors introduced features such as Fully Integrated Voltage Regulators (FIVR) and advanced power gating to reduce energy consumption, enabling up to 50% longer battery life in mobile variants compared to previous generations during active use. Desktop models launched on June 4, 2013, while mobile variants followed in June and September of the same year, supporting the LGA 1150 socket for desktops and DDR3-1600 memory across the lineup. Haswell processors delivered approximately 5-10% gains in instructions per clock (IPC) over Ivy Bridge, driven by enhancements in the front-end pipeline, including a wider decode unit and improved branch prediction, alongside support for new instructions like AVX2 for vector processing. Integrated graphics evolved to Intel HD Graphics 4600 in most desktop and mobile models, with select high-end variants featuring Iris Graphics 5200 for better media and gaming performance, offering up to 2x the graphics speed of prior generations in some workloads. These advancements positioned Haswell as a bridge to future shrinks like Broadwell, focusing on balancing performance and efficiency in mainstream computing.

Desktop Models

Key desktop Haswell processors targeted enthusiast and mainstream users, with unlocked "K" variants supporting overclocking. The flagship Core i7-4770K features 4 cores and 8 threads, a 3.5 GHz base clock boosting to 3.9 GHz, 8 MB Smart Cache, and an 84 W TDP, launched in Q2 2013. The mid-range Core i5-4670K offers 4 cores and 4 threads, a 3.4 GHz base clock up to 3.8 GHz turbo, 6 MB cache, and the same 84 W TDP, also released in Q2 2013, providing strong multi-threaded performance for gaming and productivity at a lower price point.
ModelCores/ThreadsBase/Turbo Clock (GHz)Cache (MB)TDP (W)Launch DateIntegrated Graphics
i7-4770K4/83.5 / 3.9884Q2 2013HD 4600
i5-4670K4/43.4 / 3.8684Q2 2013HD 4600
These models exemplify Haswell's efficiency improvements, with FIVR enabling finer voltage control to maintain performance while reducing idle power draw by up to 20% in system-level tests.

Mobile Models

Mobile Haswell processors prioritized ultrabook and laptop designs, scaling from high-performance quad-core chips to low-power dual-core options. The Core i7-4700MQ, a quad-core mobile processor with 8 threads, operates at a 2.4 GHz base clock up to 3.4 GHz turbo, 6 MB cache, and 47 W TDP, launched in Q2 2013 for demanding workstation laptops. For thinner devices, the Core i7-4650U provides 2 cores and 4 threads, a 1.7 GHz base up to 3.3 GHz, 4 MB cache, and a 15 W TDP, released in Q3 2013 to enhance battery life in ultrabooks.
ModelCores/ThreadsBase/Turbo Clock (GHz)Cache (MB)TDP (W)Launch DateIntegrated Graphics
i7-4700MQ4/82.4 / 3.4647Q2 2013HD 4600
i7-4650U2/41.7 / 3.3415Q3 2013HD 5000
Power gating and deeper C-states in these mobile SKUs contributed to the claimed all-day battery life, with real-world improvements of 3-9 hours in video playback scenarios over Ivy Bridge equivalents.

3rd Generation Core (Ivy Bridge)

The 3rd Generation Core processors, codenamed Ivy Bridge, represent Intel's first implementation of a 22 nm manufacturing process using revolutionary 3D tri-gate transistors, which improved power efficiency and performance compared to the prior 32 nm Sandy Bridge architecture. These processors maintained the same microarchitecture core design as Sandy Bridge but benefited from the process shrink for better transistor density and reduced leakage. Launched in April 2012 for desktop variants and May 2012 for mobile, Ivy Bridge targeted mainstream consumer and business PCs, emphasizing integrated graphics enhancements. A key advancement in Ivy Bridge was the integration of Intel HD Graphics 4000, which supported DirectX 11 and delivered up to 20% better graphics performance than the HD Graphics 3000 in Sandy Bridge, enabling smoother 1080p video playback and light gaming without a discrete GPU. Desktop models used the LGA 1155 socket and supported dual-channel DDR3-1600 memory, while mobile variants focused on ultrabook designs with power-optimized configurations. CPU performance saw minor gains of around 5-10% over equivalent Sandy Bridge parts at the same clock speeds, primarily from improved efficiency rather than architectural changes. Representative desktop models included the unlocked Core i7-3770K, featuring four cores and eight threads with a base clock of 3.5 GHz, turbo boost up to 3.9 GHz, 8 MB L3 cache, and 77 W TDP, released in April 2012. The Core i5-3570K offered four cores and four threads, a 3.4 GHz base clock, turbo up to 3.8 GHz, 6 MB L3 cache, and the same 77 W TDP, also launched in April 2012. For mobile, the Core i7-3667U provided two cores and four threads, a 2.0 GHz base clock, turbo up to 3.2 GHz, 4 MB L3 cache, and a low 17 W TDP, introduced in May 2012 for thin-and-light laptops.
ModelCores/ThreadsBase/Turbo ClockL3 CacheTDPLaunch DateSocket/Form Factor
Core i7-3770K4/83.5 / 3.9 GHz8 MB77 WApril 2012LGA 1155
Core i5-3570K4/43.4 / 3.8 GHz6 MB77 WApril 2012LGA 1155
Core i7-3667U2/42.0 / 3.2 GHz4 MB17 WMay 2012BGA 1358
Ivy Bridge's tri-gate technology marked a pivotal step in transistor evolution, allowing for 37% higher drive current and 50% reduction in gate leakage over planar transistors, which contributed to the overall efficiency gains. The platform's backward compatibility with Sandy Bridge motherboards via BIOS updates facilitated easy upgrades for existing users.

2nd Generation Core (Sandy Bridge)

The Sandy Bridge microarchitecture marked Intel's second generation of Core processors, launched in the first quarter of 2011 as a 32 nm shrink from the prior Nehalem design. These processors integrated the CPU and graphics on a single die for desktop and mobile variants, supporting the LGA 1155 socket for desktops and offering DDR3-1333 memory compatibility. Key innovations included the debut of Advanced Vector Extensions (AVX) instructions, which doubled floating-point throughput for vector computations compared to previous SSE instructions, and Intel Quick Sync Video for hardware-accelerated video encoding and decoding. Desktop models debuted on January 9, 2011, with mobile variants following shortly thereafter in the same quarter, targeting consumer and professional workloads with improved per-core efficiency. Integrated graphics options included Intel HD Graphics 2000 for entry-level configurations and HD Graphics 3000 for higher-end models, enabling basic multimedia and light gaming without discrete GPUs. Overall, Sandy Bridge delivered over 30% average performance uplift over Nehalem-based processors at similar power levels, driven by architectural enhancements like a wider execution pipeline and better branch prediction. Representative desktop models included the unlocked Core i7-2600K, featuring four cores and eight threads with a base clock of 3.4 GHz (turbo up to 3.8 GHz), 8 MB L3 cache, and 95 W TDP. The Core i5-2500K offered a more affordable quad-core option without hyper-threading, at 3.3 GHz base (turbo to 3.7 GHz), 6 MB L3 cache, and the same 95 W TDP. For mobile use, the Core i7-2620M provided dual-core performance with hyper-threading, a 2.7 GHz base (turbo to 3.4 GHz), 4 MB L3 cache, and a low 35 W TDP for laptops.
ModelCores/ThreadsBase/Turbo Freq. (GHz)L3 CacheTDP (W)Launch DateGraphics
i7-2600K4/83.4/3.88 MB95Q1 2011HD 3000
i5-2500K4/43.3/3.76 MB95Q1 2011HD 3000
i7-2620M2/42.7/3.44 MB35Q1 2011HD 3000

Early Core and Pre-Core x86-64 Processors

1st Generation Core (Nehalem)

The first generation of Intel Core processors, based on the Nehalem microarchitecture, marked a significant evolution in Intel's x86-64 lineup, introducing the Core i7, i5, and i3 branding alongside key architectural advancements such as an integrated memory controller and the revival of Hyper-Threading Technology. Launched in November 2008, Nehalem processors were fabricated on a 45 nm process and utilized the LGA 1366 socket for high-end desktop models, supporting DDR3 memory and the QuickPath Interconnect (QPI) for improved inter-processor communication. These chips supported up to six cores with Hyper-Threading, enabling up to twelve threads, which enhanced multithreaded performance compared to prior architectures like the P6-based Pentium series. Nehalem's design emphasized scalability and efficiency, featuring a shared 8 MB L3 cache per quad-core die, SSE4.2 instruction set extensions for enhanced multimedia and string processing, and dynamic power management through Turbo Boost Technology, which allowed automatic overclocking of individual cores under light loads. The integrated DDR3 memory controller reduced latency versus the previous front-side bus architecture, supporting up to three channels for better bandwidth in multi-socket configurations. Hyper-Threading, absent in earlier Core microarchitectures, was reintroduced to improve throughput on threaded workloads by up to 30% in select applications.
ModelCores/ThreadsBase ClockMax TurboCacheTDPSocketLaunch Date
Core i7-9204/82.66 GHz2.93 GHz8 MB L3130 WLGA 1366November 2008
Core i7-8604/82.80 GHz3.46 GHz8 MB L395 WLGA 1156September 2009
Core i5-7504/42.66 GHz3.20 GHz8 MB L395 WLGA 1156September 2009
Core i7-980X6/123.33 GHz3.60 GHz12 MB L3130 WLGA 1366March 2010
Westmere, a 32 nm shrink of Nehalem released starting in early 2010, extended the lineup with improved power efficiency and the introduction of integrated graphics in mainstream models via Clarkdale (desktop i5/i3) and Arrandale (mobile variants), featuring Intel HD Graphics for basic video decode and display tasks. High-end Westmere processors like the i7-980X (Gulftown) maintained the discrete GPU approach but added two extra cores for up to 12 threads, targeting enthusiast and workstation use. Overall, the first-generation Core processors shifted Intel toward integrated, scalable designs that prioritized 64-bit performance and memory efficiency.

Core Microarchitecture Processors (Merom to Penryn)

The Intel Core microarchitecture marked a significant evolution in x86 processor design, deriving from the P6 family while introducing multi-core capabilities optimized for both performance and power efficiency. Launched in 2006, it emphasized wide dynamic execution, allowing up to four instructions to be fetched, dispatched, and executed simultaneously per core, alongside intelligent power management that reduced energy use through fine-grained gating without compromising responsiveness. Shared L2 caching, known as Advanced Smart Cache, enabled dynamic allocation between cores, while smart memory access features like advanced prefetchers minimized latency. These innovations supported 64-bit x86-64 operations, front-side bus (FSB) interfaces, and DDR2 memory, positioning the architecture as a bridge from 32-bit P6 derivatives to more integrated designs. The Merom core, introduced in July 2006 as the first mobile implementation of the Core microarchitecture, targeted laptops with dual-core configurations at 65nm process technology. Representative of this lineup, the Core 2 Duo T7600 operated at 2.33 GHz with a 4 MB shared L2 cache and 35 W TDP, supporting Enhanced Intel SpeedStep for dynamic frequency scaling and SSSE3 instructions for improved multimedia handling. Merom processors maintained compatibility with Socket M, delivering up to 40% better performance per watt compared to prior mobile offerings through optimized branch prediction and out-of-order execution. Dual-core designs became the standard, enabling efficient multitasking in portable systems while adhering to thermal constraints typical of mobile platforms. Conroe extended the Core microarchitecture to desktops in mid-2006, also at 65nm, with similar dual-core emphasis but higher clock speeds and power envelopes suited for stationary use. These processors utilized Socket 775 and FSB speeds up to 1066 MHz, supporting DDR2 memory for mainstream computing. The architecture's shared cache and wide execution pipeline provided balanced integer and floating-point performance, with Advanced Digital Media Boost accelerating SSE operations at one per clock cycle. Conroe's energy-efficient traits allowed for quieter, cooler systems relative to NetBurst predecessors, fostering adoption in consumer and entry-level server segments. The Penryn family, debuting in December 2007 on Intel's 45nm high-k metal gate process, refined the Core microarchitecture with denser transistors for enhanced efficiency and capability. This shrink enabled larger caches—up to 6 MB L2 for dual-core variants and 12 MB for quads—while introducing SSE4.1 instructions for advanced string processing and media tasks, alongside Deep Power Down mode for idle-state savings. Penryn supported DDR3 memory in select configurations and FSB up to 1600 MHz, with clock speeds exceeding 3 GHz in high-end models. Mobile Penryn cores maintained low TDP options under 35 W, while desktop variants scaled to 95 W or more. Wolfdale represented the dual-core desktop evolution within Penryn, launching in January 2008 with models like the Core 2 Duo E8400 at 3 GHz, 6 MB L2 cache, and 65 W TDP. This configuration offered approximately 20% performance uplift over 65nm equivalents at similar power levels, benefiting from the process shrink's reduced leakage and faster switching. Yorkfield brought quad-core support to desktops in early 2008, as seen in the Core 2 Extreme QX9770 at 3.2 GHz, 12 MB L2 cache, and 136 W TDP, enabling parallel workloads like content creation with up to 50% more threads than dual-core predecessors. These quad designs solidified multi-core as mainstream, paving the way for the Nehalem successor's integrated memory controller.
ModelCoreCores/ThreadsClock SpeedL2 CacheTDPProcessLaunch DateKey Notes
Core 2 Duo T7600Merom2/22.33 GHz4 MB35 W65 nmJuly 2006Mobile, FSB 667 MHz, SSSE3 support
Core 2 Duo E8400Wolfdale2/23 GHz6 MB65 W45 nmJanuary 2008Desktop, FSB 1333 MHz, SSE4.1
Core 2 Extreme QX9770Yorkfield4/43.2 GHz12 MB136 W45 nmMarch 2008Desktop quad-core, FSB 1600 MHz, unlocked multiplier

NetBurst 64-bit Processors (Prescott to Smithfield)

The NetBurst microarchitecture received 64-bit capabilities through the introduction of Intel Extended Memory 64 Technology (EM64T), also known as Intel 64, which extended the x86 instruction set to support 64-bit addressing and operations while preserving full compatibility with existing 32-bit software. This extension debuted in the Prescott core family in February 2004, marking Intel's first consumer-oriented 64-bit processors and enabling broader adoption of 64-bit computing in desktop systems. Prescott processors were manufactured using a 90 nm process node and retained the deep hyper-pipelined design of NetBurst, with a pipeline length exceeding 30 stages to facilitate higher clock speeds, though this contributed to elevated power draw and thermal challenges compared to prior generations. They supported an 800 MHz front-side bus (FSB), SSE3 vector instructions for enhanced multimedia performance, and memory configurations including DDR and DDR2 SDRAM, depending on the chipset. These features positioned Prescott as a bridge to 64-bit workloads, such as larger memory addressing for applications like scientific simulations and content creation, but real-world gains were limited by the architecture's inefficiencies in branch prediction and cache utilization. A representative single-core model from the Prescott lineup is the Pentium 4 570, clocked at 3.8 GHz with 1 MB L2 cache and a 115 W thermal design power (TDP), released in November 2004; it exemplified the core's capabilities but highlighted power consumption issues, often requiring robust cooling solutions to maintain stability under load. Variants like the Prescott 2M upgraded the on-die L2 cache to 2 MB for better hit rates in memory-intensive tasks, improving overall efficiency without altering the fundamental pipeline structure. In May 2005, Intel extended the NetBurst 64-bit lineup to dual-core designs with the Smithfield core, pairing two Prescott-derived cores on a single 90 nm die without a shared L2 cache, each core featuring 1 MB L2 and a 2 MB shared L3 cache for inter-core data sharing. The Pentium D 820, a entry-level dual-core model at 2.8 GHz with an 800 MHz FSB and 95 W TDP, launched as part of this family, offering improved multithreaded performance for emerging parallel workloads like video encoding, though it suffered from high heat output and lower per-core efficiency than contemporary competitors. High-end models included the Pentium Extreme Edition 965, based on an enhanced Smithfield core with dual 3.73 GHz units, 2 MB L3 cache, and support for Hyper-Threading on both cores, released in November 2005; it targeted enthusiasts with its 115 W TDP and 800 MHz FSB, delivering competitive results in 64-bit applications but underscoring the architecture's power-hungry nature, with peak consumption exceeding 130 W under stress.
ModelCore CountClock SpeedL2 CacheL3 CacheTDPFSBLaunch DateProcess
Pentium 4 570 (Prescott)13.8 GHz1 MBNone115 W800 MHzNovember 200490 nm
Pentium D 820 (Smithfield)22.8 GHz2 × 1 MB2 MB95 W800 MHzMay 200590 nm
Pentium Extreme Edition 965 (Smithfield)23.73 GHz2 × 1 MB2 MB115 W800 MHzNovember 200590 nm
These processors represented Intel's initial push into 64-bit consumer computing under NetBurst, prioritizing clock speed and compatibility over power efficiency, which ultimately led to their short tenure before the shift to more balanced architectures; despite innovations like EM64T, they were criticized for generating significant heat—up to 20% higher than 130 nm predecessors—necessitating advanced cooling and limiting overclocking potential.

IA-64 Processors (Itanium)

The IA-64 architecture, also known as Itanium architecture, represents Intel's venture into a non-x86 64-bit instruction set designed specifically for enterprise servers and high-performance computing. Developed in partnership with Hewlett-Packard, it employs the Explicitly Parallel Instruction Computing (EPIC) paradigm, a variant of Very Long Instruction Word (VLIW) that enables compilers to explicitly specify instruction-level parallelism for predictable performance and scalability in mission-critical workloads. Unlike x86-64 extensions, IA-64 was built from the ground up without backward compatibility to legacy x86 code, targeting enterprise applications where predictability and reliability outweighed broad software ecosystem support. The Itanium family launched with the original Itanium processor (codenamed Merced) in June 2001, featuring a single core at 800 MHz with 4 MB of L3 cache, manufactured on a 180 nm process. The Itanium 2 series debuted in 2002, with subsequent iterations introducing multi-core designs; notable among these is the Montecito variant, a dual-core processor released in November 2006 operating at up to 1.6 GHz with 12 MB L3 cache on a 90 nm process. Later generations advanced core counts and integration: the Tukwila-based Itanium 9300 series, launched in February 2010, introduced quad-core configurations with clock speeds up to 1.87 GHz and integrated Intel QuickPath Interconnect for improved scalability. The Poulson-based Itanium 9500 series followed in 2012, scaling to 8 cores at up to 2.53 GHz with 32 MB L3 cache on a 32 nm process, enhancing reliability through features like advanced error correction. Production continued with the Kittson-based 9700 series in 2017, marking the final major release before Intel ceased shipments in July 2021. Key features of the Itanium family emphasized server-grade reliability and performance optimization, including the Itanium Wire-Speed Engine introduced in later models for efficient packet processing in networking applications. The EPIC design facilitated high instruction throughput by bundling up to three operations per instruction cycle, promoting deterministic execution suitable for enterprise environments where low latency and fault tolerance were paramount. Overall, Itanium processors powered specialized systems from partners like HP, focusing on vertical scalability for databases and transaction processing rather than general-purpose computing.
Model SeriesCodenameRelease YearCoresMax Clock SpeedL3 CacheProcess NodeKey Notes
ItaniumMerced20011800 MHz4 MB180 nmInitial 64-bit EPIC implementation for enterprise servers.
Itanium 2Montecito200621.6 GHz12 MB90 nmDual-core design with improved power efficiency at 104 W TDP.
Itanium 9300Tukwila201041.87 GHz24 MB65 nmQuad-core with QuickPath Interconnect for multi-socket scalability.
Itanium 9500Poulson201282.53 GHz32 MB32 nm8-core flagship with enhanced multi-threading and RAS features.
Itanium 9700Kittson201782.66 GHz32 MB32 nmFinal generation; shipments ceased July 2021.

32-bit x86 Processors

P6 32-bit Processors (Pentium Pro to Pentium III)

The P6 microarchitecture formed the foundation for Intel's 32-bit x86 processors from the mid-1990s to early 2000s, emphasizing dynamic execution through out-of-order instruction processing, branch prediction, and a three-way superscalar design to improve performance efficiency over prior generations. This architecture decoupled the frontend fetch/decode stages from the backend execution units, enabling a deeper pipeline of up to 12 stages while maintaining high instruction throughput. Initially targeted at server and workstation markets, the P6 family evolved to consumer desktops with enhancements like integrated multimedia instructions and larger caches, supporting form factors such as Single Edge Contact Cartridge (SECC) for Slot 1 and later Flip-Chip Pin Grid Array (FCPGA) for Socket 370. The Pentium Pro, the inaugural P6 processor, debuted in 1995 as a server-oriented chip with clock speeds ranging from 150 MHz to 200 MHz, featuring 256 KB of on-package L2 cache and a 0.6 μm manufacturing process. Its Socket 8 interface supported up to two-way multiprocessing, delivering around 400 MIPS in benchmarks due to its advanced caching and pipelining, which reduced latency for enterprise workloads. Targeted at high-end systems, it included dual independent integer pipelines and a 16 KB L1 cache split evenly between instruction and data, marking a shift toward RISC-like internal operations via micro-op translation. Succeeding the Pentium Pro, the Pentium II series introduced consumer-focused refinements, starting with the Klamath core in May 1997 at speeds from 233 MHz to 300 MHz on a 0.35 μm process, packaged in SECC for Slot 1 compatibility. It incorporated MMX instructions for multimedia acceleration, doubling the L1 cache size to 32 KB while retaining 256 KB L2 cache at half-speed, which boosted performance in graphics and video tasks by up to 50% over Pentium Pro equivalents. The Deschutes revision followed in January 1998, scaling to 450 MHz on a 0.25 μm process with full-speed L2 cache options up to 512 KB in some models, enhancing overall efficiency and enabling 100 MHz front-side bus support for better memory bandwidth. The Pentium III extended the P6 lineage with Streaming SIMD Extensions (SSE) for floating-point vector processing, debuting in February 1999 via the Katmai core at 450 MHz to 600 MHz using SECC2 packaging and a 0.25 μm process. SSE enabled 128-bit packed data operations, improving 3D graphics and scientific computing by factors of 2-4 times in optimized applications compared to MMX. The Coppermine core arrived in October 1999, shifting to 0.18 μm fabrication and FCPGA for Socket 370, with on-die 256 KB full-speed L2 cache and speeds up to 1000 MHz, which reduced power consumption to around 25 W while supporting 133 MHz bus for enhanced data throughput. Finally, the Tualatin core in 2001 refined this to a 0.13 μm process, reaching 1.13 GHz with 512 KB L2 cache, optimizing for mobile and low-power desktops through voltage scaling and improved thermal design.
Processor ModelCoreRelease YearClock Speeds (MHz)Process (μm)L2 CacheSocket/Form FactorKey Additions
Pentium ProPentium Pro1995150-2000.6256 KB (on-package)Socket 8Out-of-order execution baseline
Pentium IIKlamath1997233-3000.35256 KB (half-speed)Slot 1 (SECC)MMX instructions
Pentium IIDeschutes1998266-4500.25256-512 KB (full-speed options)Slot 1 (SECC)100 MHz FSB support
Pentium IIIKatmai1999450-6000.25512 KB (half-speed)Slot 1 (SECC2)SSE instructions
Pentium IIICoppermine1999500-10000.18256 KB (on-die, full-speed)Socket 370 (FCPGA)On-die L2, 133 MHz FSB
Pentium IIITualatin2001600-11330.13256-512 KB (on-die, full-speed)Socket 370 (FCPGA)0.13 μm shrink for efficiency
This progression from server-centric Pentium Pro to versatile Pentium III models sustained Intel's dominance in 32-bit computing through 2001, with Tualatin variants achieving up to 1.4 GHz in select low-volume releases for embedded applications.

NetBurst 32-bit Processors (Willamette to Prescott)

The NetBurst microarchitecture, introduced by Intel in late 2000, represented a departure from the P6 design by prioritizing aggressive clock speed increases through a hyper-pipelined execution model, enabling the Pentium 4 series to reach frequencies beyond 1 GHz while maintaining 32-bit x86 compatibility. This architecture featured a 20-stage pipeline to support high clock rates, an execution trace cache holding up to 12,000 micro-operations for improved branch prediction and instruction delivery, and support for Streaming SIMD Extensions 2 (SSE2) with 144 new 128-bit instructions for enhanced floating-point and integer multimedia processing. The front-side bus (FSB) operated at 400 MHz in a quad-pumped configuration, delivering 3.2 GB/s of bandwidth over a 64-bit interface, with later variants scaling to 533 MHz and 800 MHz. Although designed for superior performance in frequency-driven workloads, the long pipeline resulted in lower instructions per cycle (IPC) compared to prior P6-based processors like the Pentium III, leading to mixed real-world results where clock speed advantages were offset by higher branch misprediction penalties. The inaugural Willamette core, fabricated on a 180 nm process with 42 million transistors, launched in November 2000 at clock speeds of 1.3 to 1.5 GHz, later extending to 2.0 GHz, and included 256 KB of L2 cache running at core speed alongside 8 KB L1 data cache and 12 KB L1 instruction cache. It utilized the Socket 423 interface initially, transitioning to Socket 478 by mid-2001 for broader compatibility, and emphasized multimedia acceleration via SSE2 while supporting MMX and SSE instructions from earlier architectures. Performance benchmarks at launch showed the 1.5 GHz Willamette delivering approximately 15% higher integer scores and 30-70% gains in floating-point tasks compared to a 1 GHz Pentium III, though overall IPC remained lower due to the pipeline depth, making it less efficient in branch-heavy applications. In January 2002, Intel released the Northwood core revision on a 130 nm process with 55 million transistors, doubling L2 cache to 512 KB to mitigate some bandwidth limitations of Willamette while boosting clock speeds to 1.6-3.4 GHz. Retaining Socket 478 and the core NetBurst features like the 20-stage pipeline and SSE2, Northwood improved thermal efficiency and power delivery, with a typical thermal design power (TDP) of 57-68 W depending on frequency. This iteration better balanced the GHz focus, offering up to 20% performance uplift over equivalent Willamette models in multimedia workloads, though IPC inefficiencies persisted against P6 competitors. The Prescott core, introduced in February 2004 on a 90 nm process with 125 million transistors, further extended the clock speed race to 2.66-3.8 GHz and increased L2 cache to 1 MB, while introducing Socket 775 for improved scalability and supporting FSB speeds up to 800 MHz. Building on NetBurst's foundation, it extended the pipeline to 31 stages for even higher frequencies but added SSE3 instructions for better vector processing efficiency; power consumption rose significantly, with TDP reaching 115 W at higher speeds, highlighting the architecture's thermal challenges. Despite the GHz emphasis, Prescott's performance gains were modest in integer tasks—often 10-15% over Northwood equivalents—due to sustained low IPC, prompting Intel to refine the design before shifting paradigms.
CoreProcess NodeClock Speeds (GHz)L2 CacheSocketRelease DateKey Notes
Willamette180 nm1.3-2.0256 KB423/478November 2000Initial NetBurst; 400 MHz FSB; 42M transistors.
Northwood130 nm1.6-3.4512 KB478January 2002Cache doubling; improved efficiency; up to 800 MHz FSB.
Prescott90 nm2.66-3.81 MB478/775February 200431-stage pipeline; SSE3; up to 800 MHz FSB; 115 W TDP max.

P5 Microarchitecture Processors (Pentium Original and MMX)

The P5 microarchitecture, Intel's fifth-generation x86 design, marked a significant advancement in processor technology by introducing superscalar execution to the IA-32 architecture, enabling two integer instructions to be processed simultaneously through dual pipelines (U-pipe and V-pipe). This design, combined with an integrated and enhanced floating-point unit (FPU) capable of handling complex mathematical operations more efficiently than its predecessor, delivered approximately twice the performance of equivalent-clock-speed 80486 processors in common workloads at launch. The P5 also featured separate 8 KB instruction and 8 KB data caches for improved memory access efficiency, a 64-bit external data bus, and compatibility with emerging standards like PCI for system interconnects, though the latter was primarily chipset-dependent. Overall, the architecture emphasized balanced integer and floating-point performance for desktop computing, with 3.1 million transistors fabricated on a 0.8-micron process initially. The original Pentium processors, announced in March 1993, first appeared as upgrade OverDrive modules for existing 486 systems later that year, with full standalone desktop models shipping in March 1994. Initial models operated at 60 MHz and 66 MHz clock speeds, using a 0.8-micron process and Socket 4 (320-pin PGA) packaging at 5 V, supporting up to 4 GB of physical memory and featuring no on-die L2 cache, relying instead on motherboard-based secondary caching. Subsequent generations transitioned to a 0.35-micron process starting with the 75 MHz model in 1994, enabling higher clock speeds up to 200 MHz by 1996, while adopting Socket 5 (also 320-pin PGA) for 3.3 V operation to reduce power consumption and heat. These later models increased transistor count to about 3.3 million and maintained the dual-pipeline superscalar design, with enhanced branch prediction for better instruction throughput.
ModelClock Speed (MHz)Process (μm)SocketIntroduction DateKey Notes
Pentium 60/6660-660.8Socket 4March 1994Initial superscalar x86; 8 KB I-cache + 8 KB D-cache; 3.1M transistors.
Pentium 75-20075-2000.35Socket 5October 1994 (75 MHz) to June 1996 (200 MHz)Voltage reduced to 3.3 V; improved thermal design; up to 3.3M transistors.
These processors powered early multimedia and office applications, offering substantial gains in tasks like graphics rendering and scientific computing due to the superscalar FPU, which achieved roughly double the throughput of the 80486's unit. By 1996, the lineup had scaled to support Socket 7 evolution for third-party enhancements, paving the way for the P6 microarchitecture in subsequent generations. The Pentium MMX variants, introduced in October 1996 and released in January 1997, extended the P5 core with Intel's MMX instruction set, adding 57 SIMD (Single Instruction, Multiple Data) instructions for parallel processing of 64-bit packed data types to accelerate multimedia tasks such as video decoding, audio processing, and 2D/3D graphics. Fabricated on a 0.35-micron process with 4.5 million transistors, these models doubled the L1 cache size to 16 KB each for instructions and data, operated at 166-233 MHz, and used Socket 7 (320-pin PGA) for broader motherboard compatibility and support for AGP/PCI standards. The MMX registers overlapped with the x87 FPU stack but introduced saturation arithmetic and enhanced parallel operations, providing up to 2x speedup in multimedia benchmarks without altering the dual integer pipelines or core clock architecture. Desktop variants like the 166-233 MHz models targeted consumer PCs for emerging digital media, while mobile Tillamook versions at 0.25-micron further optimized power for laptops.

80486 Series Processors

The Intel 80486 series, also known as the i486, was Intel's fourth-generation 32-bit x86 microprocessor family, marking the first tightly pipelined design in the x86 lineup and introducing integrated floating-point and cache capabilities in select models. Launched in 1989 as a successor to the 80386, it supported up to 4 GB of memory addressing and was binary compatible with prior x86 processors, enabling enhanced performance for DOS, OS/2, Windows, and Unix applications. Fabricated initially on a 1 μm CMOS process with over 1 million transistors, the family evolved to 0.8 μm and 0.6 μm nodes for higher speeds and efficiency, using 168-pin PGA sockets (Socket 2 and later Socket 3) for desktop and server use. Key models in the 80486 lineup addressed diverse market needs, from high-performance desktops to low-power mobile and embedded systems. The flagship 80486DX, released on April 10, 1989, operated at 25–50 MHz with an integrated 8 KB L1 cache (split 50/50 instruction/data) and floating-point unit (FPU), delivering approximately 15–30 MIPS depending on clock speed. The 80486SX variant, introduced in April 1991 at 16–33 MHz, omitted the FPU to reduce cost while retaining the cache, targeting budget systems and achieving similar integer performance to the DX at equivalent speeds. In 1992, the 80486DX2 arrived with clock doubling (internal clock twice the external bus), available at 40–66 MHz on a 0.8 μm process, boosting performance to around 34–40 MIPS without requiring motherboard upgrades. The 80486DX4, launched in 1994 at 75–100 MHz on a 0.6 μm process, further multiplied the clock (2.5x or 3x) and included write-back cache enhancements for up to 50–100 MIPS peak, serving as the pinnacle of socketed 486 designs before soldered variants emerged for stability. Specialized variants extended the family's reach into power-sensitive and industrial applications. The 80486SL, a low-power mobile-oriented model released in late 1992, ran at 20–33 MHz with System Management Mode (SMM) for power conservation, integrated cache, and optional FPU, consuming under 2.5 W for laptop use. The 80486EX, an embedded-focused processor introduced in 1994, operated at 16–33 MHz in a 0.8 μm process with enhanced I/O peripherals like DMA controllers and timers, but without FPU, supporting long-term industrial deployments until the early 2000s. Overall, the 80486 series delivered 50–100 MIPS across variants, establishing it as Intel's dominant x86 offering until the mid-1990s transition to superscalar architectures.
ModelRelease YearClock Speeds (MHz)Process NodeKey FeaturesApprox. Performance (MIPS)
80486DX198925–501 μmIntegrated FPU, 8 KB L1 cache15–30
80486SX199116–331 μmNo FPU, 8 KB L1 cache13–20
80486DX2199240–66 (doubled)0.8 μmClock doubling, integrated FPU/cache34–40
80486DX4199475–100 (2.5–3x)0.6 μmWrite-back cache, integrated FPU50–100
80486SL199220–331 μmLow-power SMM, optional FPU/cache15–25
80486EX199416–330.8 μmEmbedded I/O, no FPU, cache15–25

80386 Series Processors

The Intel 80386 series, introduced in 1985, marked the transition to 32-bit x86 processing with full support for protected mode and virtual memory via paging, enabling up to 4 GB of addressable memory and multitasking operating systems. Fabricated on a 1.5 μm CHMOS III process with 275,000 transistors, these processors used the PGA-132 socket for desktop variants and PLCC packaging for some embedded models. Performance ranged from approximately 5 MIPS at 16 MHz to 15 MIPS at higher clock speeds, providing a foundation for advanced software like Windows NT, which required 80386-level features for its 32-bit architecture. The flagship 80386DX model launched on October 17, 1985, featuring a 32-bit external data and address bus for high-bandwidth operations. Available in clock speeds from 16 MHz to 40 MHz, it supported integrated memory management for efficient virtual addressing and was compatible with earlier x86 modes for backward compatibility. In 1988, Intel released the 80386SX as a cost-reduced variant with a 16-bit external data bus and 24-bit address bus, targeting entry-level systems while retaining 32-bit internal processing. Clocked at 16-25 MHz, it used similar packaging options but halved the data throughput compared to the DX. For embedded applications, the 80376 debuted in January 1989 as a stripped-down 80386SX derivative, omitting certain legacy 16-bit support to reduce complexity and cost in real-time systems. Operating at 16-20 MHz in PGA-88 or QFP-100 packages, it focused on 32-bit efficiency without virtual-8086 mode. The 80386SL, introduced in 1990, added low-power management features like clock throttling and sleep modes for portable devices, with a 16-bit bus and integrated peripherals. Finally, the 80386EX in 1994 extended embedded capabilities with 26-bit addressing for up to 64 MB DRAM, DRAM controller, and peripherals like timers and UARTs, running at up to 33 MHz.
ModelRelease YearClock Speeds (MHz)Bus WidthKey ApplicationPackage
80386DX198516-4032-bit data/addressDesktop/workstationPGA-132
80386SX198816-2516-bit data, 24-bit addressEntry-level PCPQFP-100
80376198916-2016-bit data, 24-bit addressEmbeddedPGA-88, QFP-100
80386SL199020-2516-bit data, 24-bit addressLow-power portablePQFP-100
80386EX199416-3316-bit data, 26-bit addressEmbedded with I/OPQFP-132

Early x86 and Non-x86 Processors

16-bit MCS-86 Processors (8086 to 80286)

The MCS-86 family marked Intel's entry into 16-bit computing, establishing the foundational x86 instruction set architecture that powered the personal computer revolution. Introduced in 1978, these processors featured a segmented memory model dividing the 1 MB address space—accessible via a 20-bit address bus—into four 64 KB segments for code, data, stack, and extra data, enabling efficient memory management within hardware constraints. This design supported both real mode for compatibility and, in later models, protected mode for advanced operating system features, while delivering performance ranging from 0.33 MIPS for early variants to 2.66 MIPS in higher-speed implementations. The family's compatibility and scalability made it the basis for MS-DOS and early PC ecosystems. The inaugural model, the 8086, was released on June 8, 1978, as a 16-bit microprocessor clocked at 5 to 10 MHz with a full 16-bit external data bus. Housed in a 40-pin ceramic or plastic dual in-line package (DIP), it achieved about 0.33 MIPS at 5 MHz, emphasizing pipelined execution through separate bus interface and execution units to handle complex instructions efficiently. Its architecture prioritized orthogonality in registers and addressing modes, supporting over 100 instructions for general-purpose computing. The 8088, launched in July 1979, served as a cost-optimized variant of the 8086, retaining the internal 16-bit architecture and instruction set but using an 8-bit external data bus to pair with cheaper support chips. Clocked similarly at up to 10 MHz and also in a 40-pin DIP, it powered the IBM PC 5150 released in 1981, directly enabling the adoption of MS-DOS as the dominant operating system for x86-based systems. This choice halved memory interface costs while maintaining performance close to the 8086 at around 0.75 MIPS for a 10 MHz version, though bus limitations slightly reduced throughput in data-intensive tasks. In 1982, Intel expanded the family with the 80186 and 80188, both operating at 6 to 25 MHz and integrating key peripherals—including a direct memory access (DMA) controller, programmable interrupt controller, three timers, and programmable I/O ports—to streamline embedded designs and reduce board space. The 80186 featured a 16-bit external bus in a 68-pin leadless chip carrier (LCC), while the 80188 used an 8-bit bus in a similar package, enhancing system efficiency without altering the core x86 compatibility or segmented addressing. These models improved upon the 8086's performance by minimizing external latencies, targeting applications like industrial controllers where the 1 MB address limit sufficed. The 80286, introduced on February 1, 1982, represented the pinnacle of the MCS-86 line with clock speeds of 6 to 25 MHz and the addition of protected mode, which expanded addressable memory to 16 MB through descriptor-based segmentation and paging support, facilitating multitasking and memory protection in operating systems. Packaged in 68-pin PLCC or pin grid array (PGA) formats, it delivered up to 2.66 MIPS at 12 MHz—over six times the 8086's speed in some workloads—while preserving real-mode compatibility for legacy 8086 software like MS-DOS applications. This dual-mode capability bridged early PCs to more sophisticated environments, though protected mode's complexity limited its immediate adoption.
ModelRelease YearClock Speeds (MHz)Data Bus (External/Internal)Key InnovationsApprox. Performance (MIPS)Package Type
808619785–1016/16-bitSegmented memory, x86 ISA foundation0.33 (at 5 MHz)40-pin DIP
808819795–108/16-bitCost-reduced bus for PCs0.75 (at 10 MHz)40-pin DIP
8018619826–2516/16-bitIntegrated DMA, timers, I/O~1.0–2.0 (scaled from 8086)68-pin LCC
8018819826–258/16-bitIntegrated peripherals, 8-bit bus~1.0–2.0 (scaled from 8086)68-pin LCC
8028619826–2516/16-bitProtected mode, 16 MB addressing1.28–2.66 (at 12 MHz)68-pin PLCC/PGA

8-bit Processors (8008 to 8085)

Intel's 8-bit microprocessor family, spanning the 8008 to the 8085, marked a pivotal advancement in integrated computing, transitioning from specialized calculator chips to general-purpose processors that powered early personal computers and embedded systems. These NMOS and PMOS devices featured an accumulator-based architecture, where a single 8-bit accumulator register handled most arithmetic and logic operations, supported by a set of general-purpose registers for data manipulation. All models utilized a 16-bit address bus in later iterations to access up to 64 KB of memory, enabling broader application in control systems and instrumentation. The Intel 8008, introduced in April 1972, was the world's first 8-bit programmable microprocessor, originally designed for the Busicom 141-PF calculator under contract. Operating at a clock speed of 0.8 MHz using PMOS technology in an 18-pin DIP package, it included 48 instructions, seven 8-bit registers, and a 14-bit address bus capable of addressing 16 KB of memory. Its accumulator architecture supported basic arithmetic, logic, and branching operations, with performance around 0.05 MIPS, making it suitable for low-power, embedded tasks like data processing in peripherals. Building on the 8008, the Intel 8080 debuted in April 1974 as a more robust 8-bit CPU using NMOS technology in a 40-pin DIP package, with a clock speed of 2 MHz and enhanced instruction set of 72 operations. It introduced a full 16-bit address bus for 64 KB memory addressing, six 8-bit general-purpose registers (pairable for 16-bit operations), a 16-bit program counter, and stack pointer, along with vectored interrupts for multitasking. The 8080 achieved approximately 0.29 MIPS and became iconic in the Altair 8800, the first commercially successful personal computer kit, influencing subsequent designs like the Zilog Z80. The Intel 8085, released in March 1976, refined the 8080 design for easier integration, running at 3-6 MHz in NMOS technology within a 40-pin DIP package and maintaining binary compatibility with its predecessor. Key enhancements included an on-chip clock oscillator, serial I/O ports (SID/SOD), and interrupt controller supporting five vectored interrupts, reducing external component needs for system design. With the same 16-bit address bus and 64 KB memory support, plus 246 instructions including bit manipulation, it delivered performance up to approximately 0.87 MIPS (scaled from 0.435 MIPS at 3 MHz) and found widespread use in industrial controls, intelligent terminals, and educational kits like the SDK-85.
ModelRelease DateClock SpeedTechnologyPinsAddress BusMax MemoryApprox. MIPSNotable Use
8008April 19720.8 MHzPMOS1814-bit16 KB0.05Calculators (Busicom)
8080April 19742 MHzNMOS4016-bit64 KB0.29Personal computers (Altair 8800)
8085March 19763-6 MHzNMOS4016-bit64 KB0.44 (at 3 MHz)Industrial controls, SDK-85 kit
These processors laid the groundwork for the x86 architecture, evolving into 16-bit models that expanded addressing and performance for broader computing applications.

4-bit Processors (4004 and 4040)

The Intel 4004, introduced in November 1971, marked the debut of the world's first commercially available single-chip microprocessor, revolutionizing computing by integrating the central processing unit onto a single integrated circuit. Originally developed under contract for the Japanese calculator manufacturer Busicom, the 4004 was designed by Intel engineers Ted Hoff, Federico Faggin, and Stanley Mazor to handle complex calculations in desktop calculators. Intel later repurchased the exclusive rights from Busicom, enabling broader applications beyond calculators. Fabricated using p-channel metal-oxide-semiconductor (PMOS) technology on a 10-micrometer process, the chip measured 12 square millimeters and contained approximately 2,300 transistors. The 4004 operated as a 4-bit processor optimized for binary-coded decimal (BCD) arithmetic, suitable for its calculator origins, with a clock speed of 740 kHz and the ability to execute up to 92,000 instructions per second. It featured 16 4-bit registers for data manipulation and indexing, a set of 46 instructions covering arithmetic, logic, control flow, and data transfer operations, and a 12-bit address bus supporting up to 4 KB of program ROM and 1 KB (5,120 bits) of data RAM. Instructions were 8 or 16 bits wide, fetched from external ROM, and the processor used a 3-level hardware stack for subroutine calls. This architecture emphasized efficiency in embedded systems, with the chip packaged in a 16-pin dual in-line package (DIP). In 1974, Intel released the 4040 as an enhanced successor to the 4004, maintaining compatibility while expanding capabilities for more versatile embedded applications. Built on the same PMOS technology with around 3,000 transistors, the 4040 operated at a similar 740 kHz clock speed but introduced improvements such as 24 4-bit index registers organized into two banks of 12, an expanded 8-level stack for deeper subroutine nesting, and support for up to 8 KB of program ROM through enhanced addressing. It added 14 new instructions to the original 46, including support for interrupts, bank switching, and additional I/O operations like bit set/reset and direct Boolean instructions, bringing the total to 60 instructions. These enhancements improved input/output handling and interrupt responsiveness, making the 4040 better suited for control systems beyond simple calculators. Both processors achieved approximately 92,000 instructions per second, demonstrating the feasibility of programmable logic on a single chip and paving the way for the microprocessor revolution. The 4004's design proved that complex computation could be miniaturized, influencing subsequent Intel products like the 8-bit 8008.
FeatureIntel 4004 (1971)Intel 4040 (1974)
Bit Width4-bit4-bit
Clock Speed740 kHz740 kHz
Transistors~2,300~3,000
TechnologyPMOS, 10 µmPMOS, 10 µm
Registers16 × 4-bit24 × 4-bit (2 banks)
Instructions4660 (46 compatible + 14 new)
Addressing12-bit (4 KB ROM, 1 KB RAM)13-bit (8 KB ROM, expanded RAM support)
Stack Levels38
Performance~92,000 IPS~92,000 IPS
Key ApplicationsCalculators (BCD math)Enhanced I/O for embedded control

Special Purpose Processors

Microcontrollers (8048 to 80251 and MCS-96)

Intel's microcontroller offerings from the 8048 to the 80251 and the MCS-96 family represent early advancements in embedded control systems, targeting applications requiring compact, low-power processing without the complexity of general-purpose CPUs. These 8-bit and 16-bit devices, developed primarily in the 1970s and 1980s, integrated CPU cores with memory, I/O peripherals, and timers on a single chip, enabling efficient operation in devices like consumer electronics, industrial controls, and automotive systems. The MCS-48 and MCS-51 families established Harvard architecture principles for separate program and data memory spaces, while the MCS-96 introduced 16-bit capabilities optimized for real-time tasks. The 8048 family, launched in 1976 as part of the MCS-48 series, marked Intel's entry into single-chip 8-bit microcontrollers. These devices featured an 8-bit CPU with 64 bytes of RAM (expandable in variants), 27 programmable I/O lines, an 8-bit timer/event counter, and on-chip clock circuitry, operating at up to 6 MHz in standard configurations. Variants included the ROM-based 8048 for production volumes and the EPROM-based 8748 for prototyping, with program memory up to 2 KB. The architecture used a modified Harvard model with 1 KB of internal program memory and external expansion options up to 3 KB (for a total program memory of 4 KB), making it suitable for simple control tasks in appliances and peripherals. By 1980, enhancements like the 8048H improved density and speed, reducing size by 27% and increasing performance by 33% over the original. Building on the MCS-48, the 8051 family debuted in 1980 under the MCS-51 umbrella, becoming one of the most widely adopted microcontroller lines due to its balanced feature set for embedded applications. The core 8051 offered an 8-bit CPU with 128 bytes of RAM, 4 KB of on-chip mask ROM for program storage, 32 I/O pins across four ports, two 16-bit timers, a full-duplex UART, and five interrupt sources, clocked at up to 12 MHz. Its Harvard architecture separated 64 KB program memory from 64 KB data memory, supporting efficient code execution with 111 instructions, including bit manipulation for Boolean operations. This design excelled in systems needing serial communication and timing precision, such as keyboards and remote controls, and spawned variants like the 8052 with expanded 256-byte RAM and 8 KB ROM. The C51 instruction set emphasized control-oriented tasks, contributing to its ubiquity in over a billion embedded devices by the 1990s. In the late 1980s, Intel extended the 8051 lineage with the MCS-151 and MCS-251 families, incorporating 80151 and 80251 devices for enhanced performance in more demanding embedded environments. The 80151, an 8/16-bit evolution, provided 256 bytes of RAM, up to 16 KB of on-chip ROM or OTPROM, and improved I/O with additional peripherals like an 8-bit A/D converter in some variants, maintaining compatibility with 8051 code while supporting 16-bit operations for faster arithmetic. The 80251, part of the MCS-251 series introduced around 1988, advanced to 8/16/32-bit processing with a 24-bit address space up to 16 MB, 1 KB RAM, and 32 I/O lines, clocked at speeds reaching 25 MHz in early models. These chips retained the 8051's UART, timers, and interrupt structure but added pipelined execution and extended instructions, achieving up to 6 times the performance of the original 8051 for applications like networking and instrumentation. The MCS-96 family, a 16-bit microcontroller series, emerged in 1982 with the 8096 core and gained prominence in the late 1980s for automotive and industrial uses, exemplified by variants like the 80196 released around 1988. These devices featured a 16-bit CPU with 1 KB RAM, up to 32 KB program memory, 46 I/O pins, three timers, and a high-speed serial interface, operating at frequencies up to 40 MHz in later iterations. Optimized for real-time control, the architecture included event processing units for precise pulse-width modulation and analog inputs, making it ideal for engine management and sensor interfaces in vehicles. The family supported both von Neumann and Harvard memory models, with external expansion to 1 MB, and its instruction set focused on efficient interrupt handling for safety-critical systems. Over a million units shipped to partners like Sanyo by 1990, underscoring its impact in embedded automotive computing.

Non-x86 32-bit Processors (iAPX 432, i960, i860, and XScale)

Intel's exploration of non-x86 architectures in the 32-bit era included innovative designs aimed at specialized applications, diverging from the dominant x86 lineage to target object-oriented computing, embedded systems, real-time processing, vector computations, and mobile devices. These processors, developed between 1981 and 2000, emphasized advanced features like capability-based addressing and reduced instruction sets but often faced challenges in performance and market adoption compared to contemporaries like the 80386. The iAPX 432, introduced in 1981, represented Intel's ambitious attempt at an object-oriented microprocessor system. It consisted of two VLSI chips—the 43201 General Data Processor and the 43202—implementing a 32-bit architecture with capability-based addressing for secure, hardware-enforced object protection and inter-process communication. Operating at clock speeds of 5 to 8 MHz, the design supported software-transparent multiprocessing and functional redundancy checking for error detection, with a virtual address space of 2^40 bytes. Despite its pioneering features, the iAPX 432 suffered from severe performance limitations due to its complex microcode and multi-chip requirements, leading to commercial failure as it could not compete with simpler, faster alternatives. Launched in 1988, the i960 family marked Intel's entry into 32-bit RISC processors, optimized for embedded and networking applications with an efficient instruction set featuring 16 global and 16 local registers. Early variants like the i960 CA introduced superscalar execution, capable of processing two instructions per clock cycle, while models operated at 10 to 40 MHz. The i960 JX variant targeted real-time embedded systems with enhanced interrupt handling and cache configurations, such as 16 KB instruction and 4 KB data caches in later iterations. Notably, the i960 powered fault-tolerant systems in NASA's Space Shuttle, including triplex flight interface processors for reliable avionics control. The i860, unveiled in 1989, was a vector-capable RISC processor designed for high-performance graphics and scientific computing, featuring over 1 million transistors in its initial implementation. Available at clock speeds of 25 to 50 MHz, it supported 64-bit integer and floating-point operations with a 64-bit external data bus and 32-bit address bus, delivering up to 80 MFLOPS in single-precision floating-point at 40 MHz. The i860 XP variant enhanced floating-point capabilities for demanding workloads like 3D rendering and simulations, finding use in supercomputers and workstations. Intel's XScale architecture, introduced in 2000 as a derivative of the StrongARM, brought ARMv5TE compatibility to mobile computing with low-power 32-bit processing. Implemented in the PXA series (e.g., PXA250), it achieved clock speeds exceeding 400 MHz while optimizing for battery life through dynamic voltage scaling and media accelerators. Targeted at PDAs and handheld devices, XScale powered products like the Compaq iPAQ, enabling multimedia and wireless features in early smartphones.

Bit-Slice Processors (3000 Family)

The Intel 3000 family consists of bit-slice components designed to enable the construction of custom microprocessors with variable data widths, primarily targeting high-performance applications in the 1970s and 1980s. Introduced in September 1974, the family utilized bipolar TTL (transistor-transistor logic) technology, specifically Schottky bipolar LSI, to provide faster operation compared to contemporary MOS-based designs. These components allowed designers to assemble processors by chaining slices, supporting configurable word lengths such as 16-bit or 32-bit systems, which reduced package counts by 60-80% relative to traditional MSI TTL implementations. Key models in the initial lineup included the 3001 Microprogram Control Unit (MCU), a 40-pin device that managed instruction sequencing with 512-word addressability for microprograms stored in ROM or PROM; the 3002 Central Processing Element (CPE), a 28-pin 2-bit ALU slice capable of arithmetic, logical operations, shifting, and condition testing; and the 3003 Look-Ahead Carry Generator, also 28-pin, which accelerated multi-slice carry propagation across up to 16 bits with a 10 ns delay. Later expansions in the 1976 reference documentation added supporting elements like the 3214 Interrupt Control Unit (24-pin, 80 ns cycle time) for handling up to eight interrupt levels and the 3212 Multi-Mode Latch Buffer (24-pin) for data buffering. The full series, including bus drivers (3216/3226) and memory options (e.g., 3601/3604 ROMs and MOS/bipolar RAMs), enabled complete custom CPU designs through microcode control, where sequences of microinstructions defined processor behavior for tailored applications. All components were available in ceramic, CerDIP, or plastic packaging, operating at frequencies up to 6 MHz with cycle times as low as 85 ns for the 3001. This architecture's flexibility made the 3000 family suitable for minicomputers and specialized systems, such as disk controllers, airborne CPUs, high-speed peripheral interfaces, and general-purpose data processing units. Performance examples include 16-bit add operations completing in 2.3 µs and load instructions in 2.0 µs, demonstrating its capability for mainframe-like throughput in custom configurations. As a microprogrammable bit-slice set, it served as an early precursor to reduced instruction set computing (RISC) principles by allowing efficient, horizontal microcode for simplified, high-speed execution paths, influencing later processor designs into the 1980s.

References

  1. https://en.wikichip.org/wiki/intel/80486/486sl-33
Add your contribution
Related Hubs
User Avatar
No comments yet.